CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 113/178

Download datasheet (3Mb)Embed
PrevNext
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
8.4.1.1
CCR — Mode 1
Register Name: CCR
Register Description: Channel Command, Mode 1
Default Value: x’00
Access: Byte Read/Write
Bit 7
Bit 6
Bit 5
0
ClrCh
InitCh
The various command and control bits in this register perform largely independent functions. The
host can assert multiple command bits to achieve the desired effect. The CD2231 clears the register
to zero after it accepts and acts on a host command. The host must verify that the contents of this
register are zero prior to issuing a new command. If the RESET ALL command is issued, all other
commands are ignored. All other combinations are legal, and the order of processing is as follows:
1. Clear channel
2. Initialize channel
3. Enable receive
4. Disable receive
5. Enable transmit
6. Disable transmit
Note: Processing CCR commands is a low-priority task for the internal firmware, since they seldom
occur. The user musttake care when waiting for command completions at critical times, that is,
during interrupt service routines.
Channel Control Commands (Bit 7 = 0)
Bit 7
Must be zero.
Bit 6
Clear channel command
When this command is issued, the CD2231 clears the data FIFOs and current trans-
mit and receive status of the channel in the CSR. If the channel is currently transmit-
ting a frame in synchronous protocol, the host should issue the transmit abort
(special transmit command) before issuing a Clear command. The channel parame-
ters are not affected by a Channel Clear command. The Clear Channel command
causes both receive and transmit FIFOs to be cleared, the transmitter and receiver to
be disabled, and all DMA Status registers (DMABSTS, A/BRBSTS and A/BTB-
STS) to be cleared.
Bit 5
Initialize channel
If any change is made to the Protocol Mode Select bits in the CMR (Channel Mode
register) or to the COR1 (Channel Option Register 1), the channel must be reinitial-
ized by this command. The InitCh command causes the internal protocol-specific
registers to be initialized.
Datasheet
Bit 4
Bit 3
Bit 2
RstAll
EnTx
DisTx
Intel Hex Address: x’10
Motorola Hex Address: x’13
Bit 1
Bit 0
EnRx
DisRx
113