EP2AGX65DF29I5N Altera, EP2AGX65DF29I5N Datasheet - Page 190

no-image

EP2AGX65DF29I5N

Manufacturer Part Number
EP2AGX65DF29I5N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29I5N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA31
Quantity:
199
Part Number:
EP2AGX65DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2AGX65DF29I5N
Quantity:
130
6–32
Figure 6–15. LVDS I/O Standard Termination for Arria II Devices
Note to
(1) For LVDS output with a three-resistor network, the R
(2) LVDS_E_1R is available for Arria II GZ devices only.
Arria II Device Handbook Volume 1: Device Interfaces and Integration
the R
Figure
P
value is 120 Ω.
LVDS_E_3R) (1)
with One-Resistor
External On-Board
(Single-Ended
OCT Receive
6–15:
LVDS Output
(Single-Ended
OCT Receive
LVDS_E_1R)
with Three
LVDS Output
OCT Receive
Network,
Termination
Resistor
(True LVDS
Termination
Network,
Output)
(1), (2)
LVDS
The LVDS I/O standard is a differential high-speed, low-voltage swing, low-power,
general-purpose I/O (GPIO) interface standard. Arria II LVDS I/O standard requires
a 2.5-V V
100-Ω termination resistor between the two signals at the input buffer. Arria II devices
provide an optional 100-Ω differential termination resistor in the device with
R
Figure 6–15
R
D
D
OCT.
OCT is only available in the row I/O banks.
CCIO
Single-Ended Outputs
Single-Ended Outputs
Differential Outputs
Differential Outputs
shows the details of LVDS termination in Arria II devices. The Arria II GZ
level. The LVDS input buffer requires 2.5-V V
S
and R
P
values are 120 and 170 Ω , respectively. For LVDS output with a one-resistor network,
External Resistor
≤ 1 inch
External Resistor
Rs
Rs
Rp
Rp
(Note 1)
50 Ω
LVDS
50 Ω
50 Ω
50 Ω
50 Ω
50 Ω
50 Ω
50 Ω
100 Ω
Chapter 6: I/O Features in Arria II Devices
100 Ω
100 Ω
100 Ω
Termination Schemes for I/O Standards
CCPD
December 2010 Altera Corporation
Differential Inputs
Differential Inputs
Differential Inputs
Differential Inputs
. LVDS requires a
Arria II OCT
Arria II OCT
Arria II OCT

Related parts for EP2AGX65DF29I5N