EP2AGX65DF29I5N Altera, EP2AGX65DF29I5N Datasheet - Page 435

no-image

EP2AGX65DF29I5N

Manufacturer Part Number
EP2AGX65DF29I5N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29I5N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA31
Quantity:
199
Part Number:
EP2AGX65DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2AGX65DF29I5N
Quantity:
130
Chapter 1: Transceiver Architecture in Arria II Devices
Calibration Block
December 2010 Altera Corporation
Figure 1–49
and cal_blk_powerdown ports in the ALTGX MegaWizard Plug-In Manager to control
the calibration block. Drive the cal_blk_clk port of all ALTGX instances that are
associated with the same calibration block from the same input pin or logic.
Figure 1–49. Input Signals to the Calibration Blocks
Notes to
(1) You must connect a separate 2 k (tolerance max ± 1%) external resistor on each RREF pin in the Arria II GX and GZ
(2) This is the input clock to the calibration block. You can use dedicated clock routes such as the global or regional clock;
(3) The calibration block restarts the calibration process following de-assertion of the cal_blk_powerdown status.
device to GND. To ensure proper operation of the calibration block, the RREF resistor connection in the board must
be free from external noise.
however, if you do not have a suitable input reference clock or dedicated clock routing resources available, use
divide-down logic from the FPGA fabric to generate a slow clock, local clocking routing, or both.
Drive this signal of all ALTGX instances that are associated with the same calibration block from the same input or
logic.
cal_blk_powerdown (3)
OCT Calibration Control
Figure
cal_blk_clk (2)
shows the calibration block diagram. You can instantiate the cal_blk_clk
1–49:
RREF pin (1)
OCT Calibration
Circuit
Calibration Block
Reference
Generator
Internal
Voltage
Calibration Circuit
Analog Block
Arria II Device Handbook Volume 2: Transceivers
Reference
Signal
Calibration Control
Analog Block
1–49

Related parts for EP2AGX65DF29I5N