EP2AGX65DF29I5N Altera, EP2AGX65DF29I5N Datasheet - Page 494

no-image

EP2AGX65DF29I5N

Manufacturer Part Number
EP2AGX65DF29I5N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29I5N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA31
Quantity:
199
Part Number:
EP2AGX65DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2AGX65DF29I5N
Quantity:
130
2–4
Arria II Device Handbook Volume 2: Transceivers
Table 2–1
on the refclk pins.
Table 2–1. Electrical Specifications for the Input Reference Clock for Arria II Devices
Figure 2–3
configured as HCSL.
Figure 2–3. Termination Scheme for a Reference Clock Signal When Configured as HCSL
Notes to
(1) No biasing is required if the reference clock signals are generated from a clock source that conforms to the PCIe
(2) Select resistor values as recommended by the PCIe clock source vendor.
Notes to
(1) In PCI Express
(2) For an example termination scheme, refer to
(Note 1)
PCI Express (PIPE)
GIGE
XAUI
Serial RapidIO
SONET/SDH
SDI
Basic
specification.
if compliance to the PCIe protocol is required. The Quartus
external termination for the refclk pins signal if configured as HCSL.
Protocol
Figure
(1),
Table
lists the electrical specifications for the input reference clock signal driven
shows an example termination scheme for a reference clock signal when
(2)
2–1:
2–3:
REFCLK
(HCSL)
Source
PCIe
®
®
(PIPE) (PCIe) mode, you have the option of selecting the HCSL standard for the reference clock
1.2-V PCML
1.5-V PCML
2.5-V PCML
Differential LVPECL
LVDS
1.2-V PCML
1.5-V PCML
2.5-V PCML
DIfferential LVPECL
LVDS
I/O Standard
HCSL
Rp
Rs
Rs
=
(2)
(2)
50 Ω
Figure
2–3.
®
CMU PLL and Receiver CDR Input Reference Clocking
Chapter 2: Transceiver Clocking in Arria II Devices
II software automatically selects DC coupling with
Rp
Coupling
=
DC
AC
AC
50 Ω
December 2010 Altera Corporation
REFCLK
REFCLK
Arria II
Termination
+
-
Off-chip
On-chip
On-chip

Related parts for EP2AGX65DF29I5N