EP2AGX65DF29I5N Altera, EP2AGX65DF29I5N Datasheet - Page 241

• Manufacturer Part Number: EP2AGX65DF29I5N
• Description: IC ARRIA II GX FPGA 65K 780FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX65DF29I5N

• Number Of Logic Elements/cells: 60214
• Number Of Labs/clbs: 2530
• Total Ram Bits: 5246
• Number Of I /o: 364
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

© 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off.
and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera’s standard warranty, but
reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
AIIGX51008-4.0
Arria II Device Handbook Volume 1: Device Interfaces and Integration
December 2010
December 2010
AIIGX51008-4.0
1
This chapter describes the high-speed differential I/O features and resources, the
functionality of the serializer/deserializer (SERDES), and the dynamic phase
alignment (DPA) circuitry in Arria
This chapter contains the following sections:
■
■
■
■
■
■
■
■
■
■
■
Arria II devices have the following dedicated circuitry for high-speed differential I/O
support:
■
■
■
■
■
■
Arria II devices support the following high-speed differential I/O standards:
■
■
■
■
■
True mini-LVDS and RSDS inputs are not supported. The LVPECL I/O standard is
only used for phase-locked loop (PLL) clock inputs in differential mode.
“LVDS Channels” on page 8–2
“LVDS SERDES and DPA Block Diagram” on page 8–7
“Differential Transmitter” on page 8–8
“Differential Receiver” on page 8–11
“Programmable Pre-Emphasis and Programmable V
“Differential I/O Termination” on page 8–20
“PLLs” on page 8–21
“LVDS and DPA Clock Networks” on page 8–21
“Source-Synchronous Timing Budget” on page 8–23
“Differential Pin Placement Guidelines” on page 8–27
“Setting Up an LVDS Transmitter or Receiver Channel” on page 8–36
Differential I/O buffer
Transmitter serializer
Receiver deserializer
Data realignment block (bit slip)
DPA block
Synchronizer (FIFO buffer)
LVDS
mini-LVDS
RSDS
LVPECL
Bus LVDS (BLVDS) for Arria II GX devices
8. High-Speed Differential I/O Interfaces
®
II devices.
and DPA in Arria II Devices
OD
.” on page 8–10
Subscribe