EP2AGX65DF29I5N Altera, EP2AGX65DF29I5N Datasheet - Page 470

no-image

EP2AGX65DF29I5N

Manufacturer Part Number
EP2AGX65DF29I5N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29I5N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA31
Quantity:
199
Part Number:
EP2AGX65DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2AGX65DF29I5N
Quantity:
130
1–84
Arria II Device Handbook Volume 2: Transceivers
c
Figure 1–79
columns must be deleted.
Figure 1–79. Example of Rate Match Deletion in XAUI Mode
Figure 1–80
columns must be inserted.
Figure 1–80. Example of Rate Match Insertion in XAUI Mode
The rate match FIFO does not insert or delete code groups automatically to overcome
FIFO empty or full conditions. In this case, the rate match FIFO asserts the
rx_rmfifofull and rx_rmfifoempty flags for at least three recovered clock cycles to
indicate rate match FIFO full and empty conditions, respectively. You must then assert
the rx_digitalreset signal to reset the receiver PCS blocks.
rx_rmfifodatadeleted
rx_rmfifodatainserted
shows an example of rate match deletion in the case where three ||R||
shows an example of rate match insertion in the case where two ||R||
dataout[3]
dataout[2]
dataout[1]
dataout[0]
datain[3]
datain[2]
datain[1]
datain[0]
dataout[3]
dataout[2]
dataout[1]
dataout[0]
datain[3]
datain[2]
datain[1]
datain[0]
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
Column
K28.0
K28.0
K28.0
K28.0
K28.5
K28.5
K28.5
K28.5
First
||R||
Chapter 1: Transceiver Architecture in Arria II Devices
Column
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
First
||R||
K28.5
K28.5
K28.5
K28.5
K28.0
K28.0
K28.0
K28.0
K28.5
K28.5
K28.5
K28.5
K28.0
K28.0
K28.0
K28.0
Second
Column
K28.0
K28.0
K28.0
K28.0
K28.5
K28.5
K28.5
K28.5
||R||
Second
Column
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
||R||
December 2010 Altera Corporation
Column
K28.0
K28.0
K28.0
K28.0
Third
||R||
K28.5
K28.5
K28.5
K28.5
Column
Fourth
K28.0
K28.0
K28.0
K28.0
||R||
K28.0
K28.0
K28.0
K28.0
Functional Modes
K28.5
K28.5
K28.5
K28.5

Related parts for EP2AGX65DF29I5N