EP2AGX65DF29I5N Altera, EP2AGX65DF29I5N Datasheet - Page 495

no-image

EP2AGX65DF29I5N

Manufacturer Part Number
EP2AGX65DF29I5N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29I5N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA31
Quantity:
199
Part Number:
EP2AGX65DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29I5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2AGX65DF29I5N
Quantity:
130
Chapter 2: Transceiver Clocking in Arria II Devices
CMU PLL and Receiver CDR Input Reference Clocking
Figure 2–4. Inter-Transceiver Block Clock Lines
Note to
(1) This figure shows the ITB clock lines on the left side of the EP2AGX60FF35 device. The number of ITB clock lines available in any Arria II GX or
December 2010 Altera Corporation
Transceiver Block GXBL3
Transceiver Block GXBL2
Transceiver Block GXBL1
Transceiver Block GXBL0
GZ device is equal to the number of refclk pins available in that device.
Figure
Two CMU PLLs
Two CMU PLLs
Two CMU PLLs
Two CMU PLLs
Four RX CDRs
Four RX CDRs
Four RX CDRs
Four RX CDRs
and
and
and
and
2–4:
Inter-Transceiver Block Clock Lines
The ITB clock lines provide an input reference clock path from the refclk pins of one
transceiver block to the CMU PLLs and receiver CDRs of other transceiver blocks. In
designs that have channels located in different transceiver blocks, the ITB clock lines
eliminate the need to connect the on-board reference clock crystal oscillator to the
refclk pin of each transceiver block. The ITB clock lines also drive the clock signal on
the refclk pins to the clock logic in the FPGA fabric.
Each refclk pin drives one ITB clock line for a total of up to eight ITB clock lines on
the left side of the device, as shown in
6
6
6
6
(Note 1)
Global Clock Line
Global Clock Line
Global Clock Line
Global Clock Line
PLL Cascade Clock
PLL Cascade Clock
PLL Cascade Clock
PLL Cascade Clock
Figure
2–4.
/2
/2
/2
/2
/2
/2
/2
/2
Arria II Device Handbook Volume 2: Transceivers
refclk1
refclk1
refclk1
refclk1
refclk0
refclk0
refclk0
refclk0
ITB[7:0]
To FPGA Fabric
2–5

Related parts for EP2AGX65DF29I5N