S9S12HY64J0MLL Freescale Semiconductor, S9S12HY64J0MLL Datasheet - Page 118

no-image

S9S12HY64J0MLL

Manufacturer Part Number
S9S12HY64J0MLL
Description
MCU 64K FLASH AUTO 100-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12HY64J0MLL

Core Processor
HCS12
Core Size
16-Bit
Speed
32MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LCD, Motor control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
100-LQFP
Controller Family/series
S12
No. Of I/o's
80
Ram Memory Size
4KB
Cpu Speed
64MHz
No. Of Timers
2
Rohs Compliant
Yes
Processor Series
S12HY
Core
HCS12
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
DEMO9S12HY64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
20 000
1
1
Port Integration Module (S12HYPIMV1)
2.3.76
2.3.77
118
Address 0x0293
Address 0x0294
Read: Always reads 0x00
Write: Unimplemented
Read: Anytime.
Write: Anytime.
PERU
Field
Reset
Reset
7-0
W
W
R
R
Port U pull device enable—Enable pull devices on input pins
These bits configure whether a pull device is activated, if the associated pin is used as an input. This bit has no effect
if the pin is used as an output. Out of reset no pull device is enabled.
1 Pull device enabled.
0 Pull device disabled.
PERU7
PIM Reserved Registers
Port U Pull Device Enable Register (PERU)
0
0
0
7
7
Due to internal synchronization circuits, it can take up to 2 bus clock cycles
until the correct value is read on PTU or PTIU registers, when changing the
DDRU register.
= Unimplemented or Reserved
PERU6
Figure 2-75. Port U Pull Device Enable Register (PERU)
0
0
0
6
6
MC9S12HY/HA-Family Reference Manual, Rev. 1.04
Table 2-65. PERU Register Field Descriptions
Figure 2-74. PIM Reserved Registers
PERU5
0
0
0
5
5
PERU4
NOTE
0
0
0
4
4
Description
u = Unaffected by reset
PERU3
3
0
0
3
0
PERU2
0
0
0
2
2
Freescale Semiconductor
PERU1
Access: User read/write
0
0
0
1
1
Access: User read
PERU0
0
0
0
0
0
1
1

Related parts for S9S12HY64J0MLL