S9S12HY64J0MLL Freescale Semiconductor, S9S12HY64J0MLL Datasheet - Page 268

• Manufacturer Part Number: S9S12HY64J0MLL
• Description: MCU 64K FLASH AUTO 100-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S9S12HY64J0MLL

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 32MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
• Peripherals: LCD, Motor control PWM, POR, PWM, WDT
• Number Of I /o: 80
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 100-LQFP
• Controller Family/series: S12
• No. Of I/o's: 80
• Ram Memory Size: 4KB
• Cpu Speed: 64MHz
• No. Of Timers: 2
• Rohs Compliant: Yes
• Processor Series: S12HY
• Core: HCS12
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: DEMO9S12HY64
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

S12 Clock, Reset and Power Management Unit (S12CPMU) Block Description
7.4.2
An example of startup of clock system from Reset is given in
7.4.3
An example of what happens going into Stop Mode and exiting Stop Mode after an interrupt is shown in
Figure
268
LOCK
System
Reset
LOCK
SYNDIV
POSTDIV $03 (default target f
CPU
PLLCLK
PLLCLK
CPU
7-32. Disable PLL Lock interrupt (LOCKIE=0) before going into Stop Mode.
execution
f
VCORST
Startup from Reset
Stop Mode using PLLCLK as Bus Clock
$1F (default target f
reset state
768 cycles
) (
STOP instruction
Figure 7-32. Stop Mode using PLLCLK as Bus Clock
wakeup
Figure 7-31. Startup of clock system after Reset
MC9S12HY/HA-Family Reference Manual, Rev. 1.04
PLL
VCO
=f
vector fetch, program execution
=64MHz)
VCO
/4 = 16MHz)
t
STP_REC
f
PLL
increasing
t
lock
interrupt
t
lock
Figure
continue execution
f
7-31.
PLL
=16MHz
example change
of POSTDIV
$01
Freescale Semiconductor
f
PLL
=32 MHz