S9S12HY64J0MLL Freescale Semiconductor, S9S12HY64J0MLL Datasheet - Page 702

no-image

S9S12HY64J0MLL

Manufacturer Part Number
S9S12HY64J0MLL
Description
MCU 64K FLASH AUTO 100-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12HY64J0MLL

Core Processor
HCS12
Core Size
16-Bit
Speed
32MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LCD, Motor control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
100-LQFP
Controller Family/series
S12
No. Of I/o's
80
Ram Memory Size
4KB
Cpu Speed
64MHz
No. Of Timers
2
Rohs Compliant
Yes
Processor Series
S12HY
Core
HCS12
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
DEMO9S12HY64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
20 000
Motor Controller (MC10B8CV1)
19.4.1.3.2
Assuming RECIRC = 0 (the active state of the PWM signal is low), when the S bit for the corresponding
channel is cleared, MnC0P (if the PWM channel number is even, n = 0, 1, 2, 3, see
(if the PWM channel number is odd, n = 0, 1, 2, 3, see
full H-bridge mode. In half H-bridge mode the state of the S bit has no effect. The PWM output signal is
generated on MnC0M (if the PWM channel number is even, n = 0, 1, 2, 3, see
(if the PWM channel number is odd, n = 0, 1, 2, 3).
Assuming RECIRC = 0 (the active state of the PWM signal is low), when the S bit for the corresponding
channel is set, MnC0M (if the PWM channel number is even, n = 0, 1, 2, 3, see
(if the PWM channel number is odd, n = 0, 1, 2, 3, see
full H-bridge mode. In half H-bridge mode the state of the S bit has no effect. The PWM output signal is
generated on MnC0P (if the PWM channel number is even, n = 0, 1, 2, 3, see
the PWM channel number is odd, n = 0, 1, 2, 3).
Setting RECIRC = 1 will also invert the effect of the S bit such that while S = 0, MnC0P or MnC1P will
generate the PWM signal and MnC0M or MnC1M will be a static low output. While S = 1, MnC0M or
MnC1M will generate the PWM signal and MnC0P or MnC1P will be a static low output. In this case the
active state of the PWM signal will be high.
See
1
2
3
19.4.1.3.3
The RECIRC bit controls the flow of the recirculation current of the load. Setting RECIRC = 0 will cause
recirculation current to flow through the high side transistors, and RECIRC = 1 will cause the recirculation
current to flow through the low side transistors. The RECIRC bit is only active in (dual) full H-bridge
modes.
Effectively, RECIRC = 0 will cause a static high output on the output terminal not driven by the PWM,
RECIRC = 1 will cause a static low output on the output terminals not driven by the PWM. To achieve the
same current direction, the S bit behavior is inverted if RECIRC = 1.
Figure
702
PWM: The PWM signal is low active. e.g., the waveform starts with 0 in left aligned mode. Output M generates the PWM signal.
Output P is static high.
PWM: The PWM signal is high active. e.g., the waveform starts with 1 in left aligned mode. output P generates the PWM signal.
Output M is static low.
The state of the output transistors is not controlled by the motor controller.
Table 19-12
19-14, and
Half H-Bridge: PWM on MnCyM
Half H-Bridge: PWM on MnCyP
(Dual) Full H-Bridge
(Dual) Full H-Bridge
(Dual) Full H-Bridge
(Dual) Full H-Bridge
Sign Bit (S)
RECIRC Bit
Output Mode
for detailed information about the impact of SIGN and RECIRC bit on the PWM output.
Figure 19-15
Table 19-12. Impact of RECIRC and SIGN Bit on the PWM Output
MC9S12HY/HA-Family Reference Manual, Rev. 1.04
illustrate the effect of the RECIRC bit in (dual) full H-bridge modes.
Don’t care
Don’t care
RECIRC
0
0
1
1
Table
Table
Don’t care
Don’t care
19-11), outputs a logic high while in (dual)
19-11), outputs a logic high while in (dual)
SIGN
0
1
0
1
Figure
19-12,
MnCyM
Table
PWM
PWM
PWM
Table
Table
1
0
Table
1
Figure
19-11) or MnC1P (if
Freescale Semiconductor
19-11) or MnC1M
19-11) or MnC1M
19-11) or MnC1P
19-13,
MnCyP
PWM
PWM
PWM
1
0
3
2

Related parts for S9S12HY64J0MLL