S9S12HY64J0MLL Freescale Semiconductor, S9S12HY64J0MLL Datasheet - Page 163

no-image

S9S12HY64J0MLL

Manufacturer Part Number
S9S12HY64J0MLL
Description
MCU 64K FLASH AUTO 100-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12HY64J0MLL

Core Processor
HCS12
Core Size
16-Bit
Speed
32MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LCD, Motor control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
100-LQFP
Controller Family/series
S12
No. Of I/o's
80
Ram Memory Size
4KB
Cpu Speed
64MHz
No. Of Timers
2
Rohs Compliant
Yes
Processor Series
S12HY
Core
HCS12
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
DEMO9S12HY64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
20 000
5.3.2
A summary of the registers associated with the BDM is shown in
host-driven communications to the BDM hardware using READ_BD and WRITE_BD commands.
Freescale Semiconductor
0x3_FF0A
0x3_FF0B
0x3_FF00
0x3_FF01
0x3_FF02
0x3_FF03
0x3_FF04
0x3_FF05
0x3_FF06
0x3_FF07
0x3_FF08
0x3_FF09
Address
Global
Register Descriptions
BDMCCR
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
BDMPPR
Reserved
Reserved
Reserved
BDMSTS
Register
Name
W
W
W
W
W
W
W
W
W
W
W
W
R
R
R
R
R
R
R
R
R
R
R
R
ENBDM
CCR7
BPAE
Bit 7
X
X
X
X
X
X
0
0
0
0
MC9S12HY/HA-Family Reference Manual, Rev. 1.04
Figure 5-2. BDM Register Summary
= Unimplemented, Reserved
= Indeterminate
BDMACT
CCR6
X
X
X
X
X
6
0
0
0
0
0
CCR5
X
X
X
X
X
5
0
0
0
0
0
0
CCR4
SDV
X
X
X
X
X
4
0
0
0
0
0
Figure
TRACE
CCR3
BPP3
X
X
X
X
X
3
0
0
0
0
0
Background Debug Module (S12SBDMV1)
5-2. Registers are accessed by
= Implemented (do not alter)
= Always read zero
CCR2
BPP2
X
X
X
X
X
2
0
0
0
0
0
UNSEC
CCR1
BPP1
X
X
X
X
1
0
0
0
0
0
CCR0
BPP0
Bit 0
X
X
X
X
0
0
0
0
0
0
163

Related parts for S9S12HY64J0MLL