S9S12HY64J0MLL Freescale Semiconductor, S9S12HY64J0MLL Datasheet - Page 271

no-image

S9S12HY64J0MLL

Manufacturer Part Number
S9S12HY64J0MLL
Description
MCU 64K FLASH AUTO 100-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12HY64J0MLL

Core Processor
HCS12
Core Size
16-Bit
Speed
32MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LCD, Motor control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
100-LQFP
Controller Family/series
S12
No. Of I/o's
80
Ram Memory Size
4KB
Cpu Speed
64MHz
No. Of Timers
2
Rohs Compliant
Yes
Processor Series
S12HY
Core
HCS12
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
DEMO9S12HY64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
4 350
Part Number:
S9S12HY64J0MLL
Manufacturer:
FREESCALE
Quantity:
20 000
7.4.5.2
A spike in the oscillator clock can disturb the function of the modules driven by this clock.
The adaptive Oscillator Filter includes two features:
Freescale Semiconductor
1. Filter noise (spikes) from the incoming external oscillator clock. The filter function is illustrated in
2. Detect severe noise disturbances on the external oscillator clock, which can not be filtered and
Figure
indicate the critical situation to the software by clearing the UPOSC and LOCK status bit and
setting the OSCIF and LOCKIF flag. An example for the detection of critical noise is illustrated in
Figure
OSCCLK
(filtered)
OSCCLK
(filtered)
OSCE
OSC
FILT
EXTAL
LOCK
UPOSC
OSCE
OSC
FILT
EXTAL
LOCK
UPOSC
The Adaptive Oscillator Filter
7-35.
7-36.
If the LOCK bit is clear due to severe noise disturbance on the external
oscillator clock the PLLCLK is derived from the VCO clock (with its actual
frequency) divided by four (see also
Divider Register
Figure 7-36. Critical noise detected by the Adaptive Oscillator Filter
0
0
Figure 7-35. Noise filtered by the Adaptive Oscillator Filter
enable external oscillator
configure the Oscillator Filter
enable external oscillator
configure the Oscillator Filter
> 0
> 0
MC9S12HY/HA-Family Reference Manual, Rev. 1.04
(CPMUPOSTDIV))
crystal/resonator starts oscillating
crystal/resonator starts oscillating
S12 Clock, Reset and Power Management Unit (S12CPMU) Block Description
NOTE
Section 7.3.2.3, “S12CPMU Post
phase shift can not be filtered but detected
filtered
filtered
271

Related parts for S9S12HY64J0MLL