LPC2468FBD208,551 NXP Semiconductors, LPC2468FBD208,551 Datasheet - Page 777

• Manufacturer Part Number: LPC2468FBD208,551
• Description: IC ARM7 MCU FLASH 512K 208-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC2400r

Specifications of LPC2468FBD208,551

• Program Memory Type: FLASH
• Program Memory Size: 512KB (512K x 8)
• Package / Case: 208-LQFP
• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 72MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 160
• Ram Size: 98K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC24
• Core: ARM7TDMI-S
• Data Bus Width: 16 bit, 32 bit
• Data Ram Size: 98 KB
• Interface Type: CAN/I2S/ISP/SSP/UART/USB
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 160
• Number Of Timers: 6
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, IRD-LPC2468-DEV, SAB-TFBGA208, KSK-LPC2468-PL
• Development Tools By Supplier: OM10100
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• On-chip Dac: 1-ch x 10-bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 622-1025 - KIT DEV IND REF DESIGN LPC2468622-1024 - BOARD SCKT ADAPTER FOR TFBGA208568-4358 - DISPLAY QVGA TFT FOR OM10100568-4309 - BOARD EXTENSION LPCSTICK568-4308 - EVAL LPC-STICK WITH LPC2468MCB2400U - BOARD EVAL MCB2400 + ULINK2MCB2400 - BOARD EVAL FOR NXP LPC246X SER622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4261; 935282457551; LPC2468FBD208-S

NXP Semiconductors
10.24
10.25
10.26
Chapter 6: LPC24XX Memory Accelerator Module (MAM)
1
2
3
4
4.1
4.2
4.3
Chapter 7: LPC24XX Vectored Interrupt Controller (VIC)
1
2
3
3.1
3.2
3.3
3.4
3.5
3.6
Chapter 8: LPC24XX Pin configuration
1
2
2.1
2.2
Chapter 9: LPC24XX Pin connect
1
2
3
4
5
5.1
UM10237_4
User manual
How to read this chapter . . . . . . . . . . . . . . . . 101
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . 101
Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
Memory Acceleration Module blocks. . . . . . 102
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Register description . . . . . . . . . . . . . . . . . . . 109
How to read this chapter . . . . . . . . . . . . . . . . 120
LPC2400 pin packages . . . . . . . . . . . . . . . . . 120
How to read this chapter . . . . . . . . . . . . . . . . 177
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
Pin function select register values. . . . . . . . 178
Pin mode select register values . . . . . . . . . . 178
Register description . . . . . . . . . . . . . . . . . . . 178
Static Memory Read Delay registers
(EMCStaticWaitRd0-3 - 0xFFE0 820C, 22C, 24C,
26C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Static Memory Page Mode Read Delay registers
(EMCStaticwaitPage0-3 - 0xFFE0 8210, 230,
250, 270) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Static Memory Write Delay registers
(EMCStaticWaitwr0-3 - 0xFFE0 8214, 234, 254,
274) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Flash memory bank . . . . . . . . . . . . . . . . . . . 102
Instruction latches and data latches . . . . . . . 103
Flash programming Issues . . . . . . . . . . . . . . 103
Software Interrupt Register (VICSoftInt -
0xFFFF F018). . . . . . . . . . . . . . . . . . . . . . . . 112
Software Interrupt Clear Register
(VICSoftIntClear - 0xFFFF F01C). . . . . . . . . 112
Raw Interrupt Status Register (VICRawIntr -
0xFFFF F008). . . . . . . . . . . . . . . . . . . . . . . . 112
Interrupt Enable Register (VICIntEnable -
0xFFFF F010). . . . . . . . . . . . . . . . . . . . . . . . 113
Interrupt Enable Clear Register (VICIntEnClear -
0xFFFF F014). . . . . . . . . . . . . . . . . . . . . . . . 113
Interrupt Select Register (VICIntSelect -
0xFFFF F00C) . . . . . . . . . . . . . . . . . . . . . . . 113
LPC2400 180-pin package . . . . . . . . . . . . . . 120
LPC2400 208-pin packages . . . . . . . . . . . . . 121
Pin control module register reset values. . . . .179
Pin Function Select register 0 (PINSEL0 -
0xE002 C000). . . . . . . . . . . . . . . . . . . . . . . . 179
Rev. 04 — 26 August 2009
10.27
11
11.1
11.2
11.3
11.4
5
6
7
7.1
7.2
8
3.7
3.8
3.9
3.10
3.11
3.12
3.13
4
3
4
5
6
5.2
5.3
5.4
5.5
Chapter 36: LPC24XX Supplementary information
External memory interface . . . . . . . . . . . . . . . 96
Memory Accelerator Module operating modes .
103
MAM configuration . . . . . . . . . . . . . . . . . . . . 104
Register description . . . . . . . . . . . . . . . . . . . 105
MAM usage notes . . . . . . . . . . . . . . . . . . . . . 107
Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 116
LPC2458 pinning information . . . . . . . . . . . 121
LPC2460/68 pinning information . . . . . . . . . 137
LPC2470/78 pinning information . . . . . . . . . 155
LPC2420/60/70 boot control . . . . . . . . . . . . . 175
Static Memory Turn Round Delay registers
(EMCStaticWaitTurn0-3 - 0xFFE0 8218, 238, 258,
278) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
32-bit wide memory bank connection . . . . . . 97
16-bit wide memory bank connection . . . . . . 98
8-bit wide memory bank connection . . . . . . . 99
Memory configuration example . . . . . . . . . . 100
MAM Control Register (MAMCR -
0xE01F C000) . . . . . . . . . . . . . . . . . . . . . . . 105
MAM Timing Register (MAMTIM -
0xE01F C004) . . . . . . . . . . . . . . . . . . . . . . . 105
IRQ Status Register (VICIRQStatus -
0xFFFF F000) . . . . . . . . . . . . . . . . . . . . . . . . 114
FIQ Status Register (VICFIQStatus -
0xFFFF F004) . . . . . . . . . . . . . . . . . . . . . . . . 114
Vector Address Registers 0-31 (VICVectAddr0-31
- 0xFFFF F100 to 17C) . . . . . . . . . . . . . . . . . 114
Vector Priority Registers 0-31
(VICVectPriority0-31 - 0xFFFF F200 to 27C). 115
Vector Address Register (VICAddress -
0xFFFF FF00) . . . . . . . . . . . . . . . . . . . . . . . . 115
Software Priority Mask Register
(VICSWPriorityMask - 0xFFFF F024) . . . . . . 115
Protection Enable Register (VICProtection -
0xFFFF F020) . . . . . . . . . . . . . . . . . . . . . . . . 116
Pin Function Select Register 1 (PINSEL1 -
0xE002 C004) . . . . . . . . . . . . . . . . . . . . . . . 180
Pin Function Select register 2 (PINSEL2 -
0xE002 C008) . . . . . . . . . . . . . . . . . . . . . . . 181
Pin Function Select Register 3 (PINSEL3 -
0xE002 C00C) . . . . . . . . . . . . . . . . . . . . . . . 181
Pin Function Select Register 4 (PINSEL4 -
0xE002 C010) . . . . . . . . . . . . . . . . . . . . . . . 182
UM10237
© NXP B.V. 2009. All rights reserved.
777 of 792