MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 304

no-image

MPC8533EVTARJ

Manufacturer Part Number
MPC8533EVTARJ
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJ

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
L2 Look-Aside Cache/SRAM
7-36
icbtls_L2
Cache-inhibited instruction
fetch
Cacheable load (4-state)
Cacheable lwarx (4-state)
dcbt_L1 (4-state)
dcbtls_L1 (4-state)
Cache-inhibited load
Cache-inhibited lwarx
Writeback Store
Writeback stwcx
Cacheable load (3-state)
Cacheable lwarx (3-state)
dcbt_L1 (3-state)
dcbtls_L1 (3-state)
dcbt_L2
dcbtst_L2
dcbtst_L1
dcbtstls_L1
Source of Transaction
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Table 7-27. State Transitions Due to Core-Initiated Transactions (continued)
Initial States
dL1
N/A
dL1
N/A
N/A
dL1
dL1
dL1
dL1
dL1
I,E
L1
I,E
I
I
I
I
I
E/EL
E/EL
N/A
N/A
N/A
EL
EL
EL
EL
EL
EL
L2
I/T
I/T
I/T
I/T
I/T
EL
E
E
T
E
T
E
E
T
E
T
E
I
I
I
I
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Hit
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
L2
Final States
N/A
N/A
N/A
EL
E/I
E/I
E/I
E/I
E/I
E/I
E/I
L1
M
M
M
M
M
M
E
E
E
E
E
E
E
E
I
I
I
I
I
I
I
same L2CTL[L2DO] = 1
same L2CTL[L2DO] = 0
same L2CTL[L2IO] = 1
same L2CTL[L2IO] = 0
same L2 allocates when a line is cast out of L1.
same
same L2CTL[L2IO] = 0
same
N/A
N/A
N/A
EL
EL
EL
EL
EL
L2
T
T
E
T
T
T
T
E
T
I
I
I
I
I
I
I
L2CTL[L2DO] = 1
L2CTL[L2DO] = 1
L2CTL[L2DO] = 0
L2CTL[L2DO] = 0
L2CTL[L2DO] = 0. Restore locked line in L2 with
valid data from bus
No L1/L2 effect
L2CTL[L2IO] = 1
L2CTL[L2IO] = 1
L2CTL[L2IO] = 0
L2CTL[L2IO] = 0. Restore locked line in L2 with
valid data from bus
No L1/L2 effect
No L2 effect
L2CTL[L2IO] = 1
L2CTL[L2IO] = 1
L2CTL[L2IO] = 1
L2CTL[L2IO] = 1
L2CTL[L2IO] = 0
L2CTL[L2IO] = 0. Restore locked line with valid
data from bus
Comments
Freescale Semiconductor

Related parts for MPC8533EVTARJ