mc9s12vr48 Freescale Semiconductor, Inc, mc9s12vr48 Datasheet - Page 104

no-image

mc9s12vr48

Manufacturer Part Number
mc9s12vr48
Description
S12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
S12G Memory Map Controller (S12GMMCV1)
3.1.3
The main features of this block are:
3.1.4
The S12GMMC selects the MCU’s functional mode. It also determines the devices behavior in secured
and unsecured state.
3.1.4.1
Two functional modes are implemented on devices of the S12VR product family:
3.1.4.2
S12VR devices can be secured to prohibit external access to the on-chip flash. The S12GMMC module
determines the access permissions to the on-chip memories in secured and unsecured state.
3.1.5
Figure 3-1
104
Paging capability to support a global 256 KByte memory address space
Bus arbitration between the masters CPU12, S12SBDM to different resources.
MCU operation mode control
MCU security control
Generation of system reset when CPU12 accesses an unimplemented address (i.e., an address
which does not belong to any of the on-chip modules) in single-chip modes
Normal Single Chip (NS)
The mode used for running applications.
Special Single Chip Mode (SS)
A debug mode which causes the device to enter BDM Active Mode after each reset. Peripherals
may also provide special debug features in this mode.
shows a block diagram of the S12GMMC.
Features
Modes of Operation
Block Diagram
Functional Modes
Security
MC9S12VR Family Reference Manual,
Preliminary - Subject to Change Without Notice
Rev. 2.2
Freescale Semiconductor

Related parts for mc9s12vr48