mc9s12vr48 Freescale Semiconductor, Inc, mc9s12vr48 Datasheet - Page 341

no-image

mc9s12vr48

Manufacturer Part Number
mc9s12vr48
Description
S12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Enable single-wire operation by setting the LOOPS bit and the receiver source bit, RSRC, in SCI control
register 1 (SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Setting
the RSRC bit connects the TXD pin to the receiver. Both the transmitter and receiver must be enabled
(TE = 1 and RE = 1).The TXDIR bit (SCISR2[1]) determines whether the TXD pin is going to be used as
an input (TXDIR = 0) or an output (TXDIR = 1) in this mode of operation.
10.4.8
In loop operation the transmitter output goes to the receiver input. The RXD pin is disconnected from the
SCI.
Enable loop operation by setting the LOOPS bit and clearing the RSRC bit in SCI control register 1
(SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Clearing the RSRC
bit connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled
(TE = 1 and RE = 1).
10.5
10.5.1
See
10.5.2
10.5.2.1
Normal mode of operation.
To initialize a SCI transmission, see
Freescale Semiconductor
Section 10.3.2, “Register
Initialization/Application Information
Loop Operation
Reset Initialization
Modes of Operation
Run Mode
In single-wire operation data from the TXD pin is inverted if RXPOL is set.
In loop operation data from the transmitter is not recognized by the receiver
if RXPOL and TXPOL are not the same.
Figure 10-31. Loop Operation (LOOPS = 1, RSRC = 0)
Descriptions”.
MC9S12VR Family Reference Manual, Rev. 2.2
Preliminary - Subject to Change Without Notice
Transmitter
Section 10.4.5.2, “Character
Receiver
NOTE
NOTE
Transmission”.
RXD
TXD
Serial Communication Interface (S12SCIV5)
341

Related parts for mc9s12vr48