UPD78F0890GK(A)-GAJ-AX NEC, UPD78F0890GK(A)-GAJ-AX Datasheet - Page 445

8BIT MCU, 128K FLASH, 7K RAM, LQFP

UPD78F0890GK(A)-GAJ-AX

Manufacturer Part Number
UPD78F0890GK(A)-GAJ-AX
Description
8BIT MCU, 128K FLASH, 7K RAM, LQFP
Manufacturer
NEC
Datasheet

Specifications of UPD78F0890GK(A)-GAJ-AX

Controller Family/series
UPD78F
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
10
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
(b) Write
(a) Read
(b) Write
(a) Read
(18) CAN module time stamp register (C0TS)
The C0TS register is used to control the time stamp function.
After reset: 0000H
Note The TSEN bit is automatically cleared to 0.
Remark The lock function of the time stamp function must not be used when the CAN module
C0TS
C0TS
Clear TOVF
TSLOCK
TSSEL
0
1
0
1
0
1
is in the normal operation mode with ABT.
TOVF bit is not changed.
TOVF bit is cleared to 0.
15
15
0
7
0
0
7
0
Time stamp lock function stopped.
The TSOUT signal is toggled each time the selected time stamp capture event occurs.
Time stamp lock function enabled.
The TSOUT signal is toggled each time the selected time stamp capture event occurs.
However, the TSOUT output signal is locked when a data frame has been correctly
received to message buffer 0
The time stamp capture event is SOF.
The time stamp capture event is the last bit of EOF.
R/W
14
14
6
0
0
6
0
0
CHAPTER 16 CAN CONTROLLER
Address: FF8AH, FF8BH
13
13
User’s Manual U17554EJ4V0UD
0
5
0
0
5
0
Time Stamp Capture Event Selection Bit
Time Stamp Lock Function Enable Bit
Note
12
12
0
4
0
0
4
0
.
Setting of TOVF Bit
11
11
0
3
0
0
3
0
TSLOCK TSSEL
TSLOCK
TSLOCK
Clear
Set
10
10
0
2
2
TSSEL
TSSEL
Clear
Set
9
0
1
9
1
TSEN
TSEN
TSEN
Clear
Set
8
0
0
8
0
445

Related parts for UPD78F0890GK(A)-GAJ-AX