EP3C25F324I7 Altera, EP3C25F324I7 Datasheet - Page 147

IC CYCLONE III FPGA 25K 324 FBGA

EP3C25F324I7

Manufacturer Part Number
EP3C25F324I7
Description
IC CYCLONE III FPGA 25K 324 FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C25F324I7

Number Of Logic Elements/cells
24624
Number Of Labs/clbs
1539
Total Ram Bits
608256
Number Of I /o
215
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
324-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
24624
# I/os (max)
215
Frequency (max)
437.5MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
24624
Ram Bits
608256
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Package Type
FBGA
For Use With
544-2370 - KIT STARTER CYCLONE III EP3C25
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C25F324I7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C25F324I7
Manufacturer:
ALTERA
0
Part Number:
EP3C25F324I7
0
Part Number:
EP3C25F324I7N
Manufacturer:
ALTERA32
Quantity:
181
Part Number:
EP3C25F324I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C25F324I7N
Manufacturer:
XILINX
0
Part Number:
EP3C25F324I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C25F324I7N
0
Chapter 8: External Memory Interfaces in the Cyclone III Device Family
Cyclone III Device Family Memory Interfaces Pin Support
Table 8–1. Cyclone III Device DQS and DQ Bus Mode Support for Each Side of the Device (Part 1 of 4)
© January 2010 Altera Corporation
EP3C5
EP3C10
Device
144-pin
164-pin MBGA
256-pin FineLine
BGA/256-pin Ultra
FineLine BGA
144-pin EQFP
164-pin MBGA
256-pin FineLine
BGA/256-pin Ultra
FineLine BGA
In the ×9, ×18, and ×36 modes, a pair of complementary DQS pins (CQ and CQ#)
drives up to 9, 18, or 36 DQ pins, respectively, in the group, to support one, two, or
four parity bits and the corresponding data bits. The ×9, ×18, and ×36 modes support
the QDR II memory interface. CQ# is the inverted read-clock signal which is
connected to the complementary data strobe (DQS or CQ#) pin. You can use any
unused DQ pins as regular user I/O pins if they are not used as memory interface
signals.
Table 8–1
Cyclone III device only.
Package
EQFP(1)
(1)
(1)
(1)
(1)
(1)
lists the number of DQS or DQ groups supported on each side of the
Left
Right
Top
Bottom (3),
Left
Right
Top
Bottom (3),
Left (4),
Right (4),
Top
Bottom
Left
Right
Top
Bottom (3),
Left
Right
Top
Bottom (3),
Left (4),
Right (4),
Top
Bottom
(2)
(2)
(2)
(2)
Side
(5)
(5)
(6)
(6)
(4)
(4)
(4)
(4)
Number
Groups
×8
0
0
1
1
0
0
1
1
1
1
2
2
0
0
1
1
0
0
1
1
1
1
2
2
Number
Groups
×9
0
0
0
0
0
0
0
0
1
1
2
2
0
0
0
0
0
0
0
0
1
1
2
2
Number
Groups
×16
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
1
1
Cyclone III Device Handbook, Volume 1
Number
Groups
×18
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
1
1
Number
Groups
×32
Number
Groups
×36
8–3

Related parts for EP3C25F324I7