EP3C25F324I7 Altera, EP3C25F324I7 Datasheet - Page 190

• Manufacturer Part Number: EP3C25F324I7
• Description: IC CYCLONE III FPGA 25K 324 FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C25F324I7

• Number Of Logic Elements/cells: 24624
• Number Of Labs/clbs: 1539
• Total Ram Bits: 608256
• Number Of I /o: 215
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 324-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 24624
• # I/os (max): 215
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 24624
• Ram Bits: 608256
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 324
• Package Type: FBGA
• For Use With: 544-2370 - KIT STARTER CYCLONE III EP3C25
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant

9–30
Cyclone III Device Handbook, Volume 1
As shown in
target devices are connected together with external pull-up resistors. These pins are
open-drain bidirectional pins on the devices. When the first device asserts nCEO (after
receiving all its configuration data), it releases its CONF_DONE pin. However, the
subsequent devices in the chain keep this shared CONF_DONE line low until they
receive their configuration data. When all target devices in the chain receive their
configuration data and release CONF_DONE, the pull-up resistor drives a high level on
this line and all devices simultaneously enter initialization mode.
Guidelines for Connecting Parallel Flash to Cyclone III Devices for the AP Interface
For the single- and multi-device AP configuration, the board trace length and loading
between the supported parallel flash and Cyclone III devices must follow the
recommendations listed in
configuration with multiple bus masters.
Table 9–12. Maximum Trace Length and Loading for the AP Configuration
Configuring With Multiple Bus Masters
Similar to the AS configuration scheme, the AP configuration scheme supports
multiple bus masters for the parallel flash. For another master to take control of the
AP configuration bus, the master must assert nCONFIG low for at least 500 ns to reset
the master Cyclone III device and override the weak 10 kΩ pull-down resistor on the
nCE pin. This resets the master Cyclone III device and causes it to tri-state its AP
configuration bus. The other master then takes control of the AP configuration bus.
After the other master is done, it releases the AP configuration bus, then releases the
nCE pin, and finally pulses nCONFIG low to restart the configuration.
In the AP configuration scheme, multiple masters share the parallel flash. Similar to
the AS configuration scheme, the bus control is negotiated by the nCE pin.
DCLK
DATA[15..0]
PADD[23..0]
nRESET
Flash_nCE
nOE
nAVD
nWE
I/O
Note to
(1) The AP configuration ignores the WAIT signal from the flash during configuration mode. However, if you are
Cyclone III AP Pins
accessing flash during user mode with user logic, you can optionally use the normal I/O to monitor the WAIT signal
from the Numonyx P30 or P33 flash.
(1)
Table
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
9–12:
Figure 9–9
and
Maximum Board Trace Length from the
Cyclone III Device to the Flash Device
Table
Figure
9–12. These recommendations also apply to an AP
9–10, the nSTATUS and CONF_DONE pins on all
(Inches)
6
6
6
6
6
6
6
6
6
© December 2009 Altera Corporation
Maximum Board Load (pF)
Configuration Features
15
30
30
30
30
30
30
30
30