EP3C25F324I7 Altera, EP3C25F324I7 Datasheet - Page 273

IC CYCLONE III FPGA 25K 324 FBGA

EP3C25F324I7

Manufacturer Part Number
EP3C25F324I7
Description
IC CYCLONE III FPGA 25K 324 FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C25F324I7

Number Of Logic Elements/cells
24624
Number Of Labs/clbs
1539
Total Ram Bits
608256
Number Of I /o
215
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
324-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
24624
# I/os (max)
215
Frequency (max)
437.5MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
24624
Ram Bits
608256
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Package Type
FBGA
For Use With
544-2370 - KIT STARTER CYCLONE III EP3C25
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C25F324I7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C25F324I7
Manufacturer:
ALTERA
0
Part Number:
EP3C25F324I7
0
Part Number:
EP3C25F324I7N
Manufacturer:
ALTERA32
Quantity:
181
Part Number:
EP3C25F324I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C25F324I7N
Manufacturer:
XILINX
0
Part Number:
EP3C25F324I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C25F324I7N
0
Chapter 12: IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family
Boundary-Scan Description Language Support
Boundary-Scan Description Language Support
Chapter Revision History
Table 12–4. Chapter Revision History
© December 2009
December 2009
July 2009
June 2009
October 2008
May 2008
Date
f
1
Altera Corporation
The boundary-scan description language (BSDL), a subset of VHDL, provides a
syntax that allows you to describe the features of an IEEE Std. 1149.1 BST-capable
device that can be tested. To download BSDL files for IEEE Std. 1149.1-compliant
Cyclone III device family, visit the
BSDL files for IEEE std. 1149.1-compliant Cyclone III LS devices can also be generated
using version 9.0 and later of the Quartus II software.
To perform BST on a configured device, a post configuration BSDL file that is
customized to your design is required. Post configuration BSDL file generation with
BSDL Customizer script (available on the
devices only.
Use version 9.0 and later of the Quartus II software to create a post configuration
BSDL file for Cyclone III LS devices.
For information on the procedures to generate the generic and post configuration
BSDL files with Quartus II software, visit the
Table 12–4
The following private instructions must not be used as they might render the
device inoperable:
1000010000
1001000000
1011100000
You should take precautions not to invoke these instructions at any time.
Version
2.2
2.1
2.0
1.3
1.2
lists the revision history for this chapter.
Minor changes to the text.
Made minor correction to the part number.
Updated chapter to new template.
Minor textual changes.
Updated “Introduction” on page 12–1, “IEEE Std. 1149.1 BST Architecture”
on page 12–1, “IEEE Std. 1149.1 BST Operation Control” on page 12–2,
“Guidelines for IEEE Std. 1149.1 BST” on page 12–6, and “Boundary-Scan
Description Language Support” on page 12–7.
Updated Table 12–1 on page 12–2, Table 12–2 on page 12–2, and Table 12–3
on page 12–3.
Altera Download
Altera Download
Changes Made
Altera Download
Center.
Cyclone III Device Handbook, Volume 1
Center) is for Cyclone III
Center.
12–7

Related parts for EP3C25F324I7