ds2156gn Maxim Integrated Products, Inc., ds2156gn Datasheet - Page 155

• Manufacturer Part Number: ds2156gn
• Description: Ds2156, Ds2156l, Ds2156ln T1/e1/j1 Single-chip Transceiver Tdm/utopia Ii Interface
• Manufacturer: Maxim Integrated Products, Inc.

T1 Mode
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Custom Line Driver Select (CLDS). Setting this bit to a 1 redefines the operation of the transmit line
driver. When this bit is set to a 1 and LIC1.5 = LIC1.6 = LIC1.7 = 0, the device generates a square wave at the
TTIP and TRING outputs instead of a normal waveform. When this bit is set to a 1 and LIC1.5 = LIC1.6 = LIC1.7
≠ 0, the device forces TTIP and TRING outputs to become open-drain drivers instead of their normal push-pull
operation. This bit should be set to 0 for normal operation of the device.
Bit 1/Short-Circuit Limit Disable (ETS = 1) (SCLD). Controls the 50mA (RMS) current limiter.
Bit 2/Unused, must be set to 0 for proper operation
Bit 3/Jitter Attenuator Mux (JAMUX). Controls the source for JACLK.
Bit 4/Transmit Unframed All Ones (TUA1). The polarity of this bit is set such that the device transmits an all-
ones pattern on power-up or device reset. This bit must be set to a 1 to allow the device to transmit data. The
transmission of this data pattern is always timed off of the JACLK.
Bit 5/Insert BPV (IBPV). A 0-to-1 transition on this bit causes a single BPV to be inserted into the transmit data
stream. Once this bit has been toggled from a 0 to a 1, the device waits for the next occurrence of three consecutive
1s to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted.
Bit 6/Line Interface Reset (LIRST). Setting this bit from a 0 to a 1 initiates an internal reset that resets the clock
recovery state machine and recenters the jitter attenuator. Normally this bit is only toggled on power-up. Must be
cleared and set again for a subsequent reset.
Bit 7/E1/T1 Select (ETS)
L2
0
0
0
0
1
1
1
1
0 = enable 50mA current limiter
1 = disable 50mA current limiter
0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK)
1 = JACLK sourced from internal PLL (2.048MHz at MCLK)
0 = transmit all ones at TTIP and TRING
1 = transmit data normally
0 = T1 mode selected
1 = E1 mode selected
L1
0
0
1
1
0
0
1
1
ETS
7
0
L0
0
1
0
1
0
1
0
1
LIRST
LIC2
Line Interface Control 2
79h
6
0
DSX-1 (0ft to 133ft) / 0dB CSU
DSX-1 (133ft to 266ft)
DSX-1 (266ft to 399ft)
DSX-1 (399ft to 533ft)
DSX-1 (533ft to 655ft)
-7.5dB CSU
-15dB CSU
-22.5dB CSU
IBPV
Application
5
0
TUA1
4
0
155 of 265
JAMUX
3
0
N (1)
1:2
1:2
1:2
1:2
1:2
1:2
1:2
1:2
—
2
0
Return Loss
NM
NM
NM
NM
NM
NM
NM
NM
SCLD
1
0
Rt (1) (Ω)
CLDS
0
0
0
0
0
0
0
0
0
0