ds2156gn Maxim Integrated Products, Inc., ds2156gn Datasheet - Page 57

no-image

ds2156gn

Manufacturer Part Number
ds2156gn
Description
Ds2156, Ds2156l, Ds2156ln T1/e1/j1 Single-chip Transceiver Tdm/utopia Ii Interface
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Transmit Loop-Code Enable (TLOOP). See Section 25 for details.
Bit 1/Pulse Density Enforcer Enable (PDE). The framer always examines the transmit and receive data streams
for violations of these, which are required by ANSI T1.403: No more than 15 consecutive 0s and at least N 1s in
each and every time window of 8 x (N + 1) bits, where N = 1 through 23. Violations for the transmit and receive
data streams are reported in the INFO1.6 and INFO1.7 bits, respectively. When this bit is set to 1, the DS2156
forces the transmitted stream to meet this requirement no matter the content of the transmitted stream. When
running B8ZS, this bit should be set to 0 since B8ZS encoded data streams cannot violate the pulse density
requirements.
Bit 2/Transmit Frame Mode Select (TFM)
Bit 3/Transmit AIS-CI Enable (TAIS-CI). Setting this bit and the TBL bit (T1TCR1.1) causes the AIS-CI code
to be transmitted at TPOSO and TNEGO, as defined in ANSI T1.403.
Bit 4/Transmit RAI-CI Enable (TRAI-CI). Setting this bit causes the ESF RAI-CI code to be transmitted in the
FDL bit position.
Bits 5 to 7/Unused, must be set to 0 for proper operation
0 = transmit data normally
1 = replace normal transmitted data with repeating code as defined in registers TCD1 and TCD2
0 = disable transmit pulse density enforcer
1 = enable transmit pulse density enforcer
0 = D4 framing mode
1 = ESF framing mode
0 = do not transmit the AIS-CI code
1 = transmit the AIS-CI code (T1TCR1.1 must also be set = 1)
0 = do not transmit the ESF RAI-CI code
1 = transmit the ESF RAI-CI code
7
0
6
0
T1CCR1
T1 Common Control Register 1
07h
5
0
TRAI-CI
4
0
57 of 265
TAIS-CI
3
0
TFM
2
0
PDE
1
0
TLOOP
0
0

Related parts for ds2156gn