UPD70F3453GC-8EA-A Renesas Electronics America, UPD70F3453GC-8EA-A Datasheet - Page 566

no-image

UPD70F3453GC-8EA-A

Manufacturer Part Number
UPD70F3453GC-8EA-A
Description
MCU 32BIT 128KB FLASH 100LQFP
Manufacturer
Renesas Electronics America
Series
V850E/Ix3r
Datasheet

Specifications of UPD70F3453GC-8EA-A

Core Processor
RISC
Core Size
32-Bit
Speed
64MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
56
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 5.5 V
Data Converters
A/D 10x12b, 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3453GC-8EA-A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
<R>
564
Cautions 1. Set the value “M” of the TABnCCR0 register in a range of 0002H ≤ M ≤ FFFEH in the 6-phase
Remark
(internal signal)
(internal signal)
(internal signal)
pin output (W)
pin output (W)
pin output (U)
pin output (U)
TOBn1 signal
TOBn2 signal
TOBn3 signal
pin output (V)
pin output (V)
TABnCCR0
TABnCCR1
TABnCCR2
TABnCCR3
Dead-time
Dead-time
Dead-time
TABnDTC
pin output
counter 1
counter 2
counter 3
TOBnB1
TOBnB2
TOBnB3
TOBnT1
TOBnT2
TOBnT3
4. If the value calculated using an equation for the output width of the positive phase side of
2. Only a value of up to “M + 1” can be set to the TABnCCR1, TABnCCR2, and TABnCCR3
3. The output is 100% if “0000H” is set to the TABnCCR1, TABnCCR2, and TABnCCR3
n = 0, 1
counter
register
register
register
register
register
TOBn0
0000H
16-bit
PWM output mode.
registers.
registers. The output is 0% if “M + 1” is set to the TABnCCR1, TABnCCR2, and TABnCCR3
registers.
The output (duty 50%) rises at the crest (M + 1) of the 16-bit counter and falls at the valley
(0000H) if “M + 2” or higher is set to the TABnCCR1, TABnCCR2, and TABnCCR3 registers.
the U, V, or W phase (such as ((M + 1 – i) × 2 – N)) is 0 or less, the output converges at 0
(0%). If the range of the calculated value is from ((M + 1) × 2 – N) to ((M + 1) × 2), the output
converges at ((M + 1) × 2) (100%).
M (carrier data)
i (phase U data)
j (phase V data)
k (phase W data)
N (dead-time value)
i
Figure 10-6. Timing Chart of 6-Phase PWM Output Mode
j
CHAPTER 10 MOTOR CONTROL FUNCTION
k
M + 1
User’s Manual U18279EJ3V0UD
k
Basic phase W output width = (M + 1
Phase W output width = (M + 1
Phase W output width = (M + 1
j
Phase V output width = (M + 1
Basic phase V output width = (M + 1
Phase V output width = (M + 1
i
Phase U output width = (M + 1
Basic phase U output width = (M + 1
Phase U output width = (M + 1
Dead-time width = N
Carrier cycle = (M + 1)
i
k)
×
j
k)
2
k)
×
×
N
j)
2 + N
2
×
2
k
j)
×
j)
×
2
N
M + 1
×
2 + N
i)
2
×
2
i)
i)
×
k
N
×
2 + N
2
j
i

Related parts for UPD70F3453GC-8EA-A