UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 1226

• Manufacturer Part Number: UPD70F3771GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3771GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CAN, CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
Remarks 1. The above flowchart shows the case where the transfer by DMA channel 2 is from Endpoint2 to
Each bit cleared by reading
TC2 bit cleared by reading
2. n = 0, 1
3. ♦: Processing by hardware
DQBO1MS = 0 (UF0IDR)
Clearing DMA channel 2
DMA channel 2 transfer
Moving to INTDMA2
transfer completed?
TC2 = 1 (DCHC2)
internal data RAM, and the transfer by DMA channel 3 is from internal data RAM to Endpoint1.
m = 2, 3
DMA channel 2
transfer request
interrupt vector
*: After setting the number of
completion
UF0DMSI
DMA channel 2 transfers
DCHC2
(2)
(4)
Yes
Figure 21-32. DMA Processing by Bulk Transfer (OUT) (3/3)
No
INTUSBF0 interrupt occurred?
Reading UF0BO1 register
DQBO1MS = 1 (UF0IDR)
Reading UF0IS3 register
DBC2L = UF0BO1L − 1*
BKO1DT = 1 (UF0IS3)?
Setting DMA channel 2
Moving to INTUSBF0
Starting transfer of
E22 = 1 (DCHC2)
DMA channel 2
interrupt vector
BKO1NL = 1?
(UF0IS3)
(4)
Yes
Yes
Yes
CHAPTER 21 USB FUNCTION CONTROLLER (USBF)
No
No
No
An interrupt occurred when
receiving Endpoint2 data.
Confirm data reception.
Cancel transfer when
NULL packet is received.
Page 1226 of 1509