UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 681

• Manufacturer Part Number: UPD70F3771GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3771GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CAN, CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
(1) Successive approximation register (SAR)
(2) A/D conversion result register n (ADA0CRn), A/D conversion result register nH (ADA0CRnH)
(3) A/D converter mode register 0 (ADA0M0)
(4) A/D converter mode register 1 (ADA0M1)
(5) A/D converter mode register 2 (ADA0M2)
(6) A/D converter channel specification register (ADA0S)
(7) Power-fail compare mode register (ADA0PFM)
(8) Power-fail compare threshold value register (ADA0PFT)
(9) Controller
(10) Sample & hold circuit
(11) Voltage comparator
The SAR compares the voltage value of the analog input signal with the output voltage of the compare voltage
generation DAC (compare voltage), and holds the comparison result starting from the most significant bit (MSB).
When the comparison result has been held down to the least significant bit (LSB) (i.e., when A/D conversion is
complete), the contents of the SAR are transferred to the ADA0CRn register.
The ADA0CRn register is a 16-bit register that stores the A/D conversion result. ADA0ARn consist of 12 registers
and the A/D conversion result is stored in the 10 higher bits of the AD0CRn register corresponding to analog input.
(The lower 6 bits are fixed to 0.)
This register specifies the operation mode and controls the conversion operation by the A/D converter.
This register sets the conversion time of the analog input signal to be converted.
This register sets the hardware trigger mode.
This register sets the input port that inputs the analog voltage to be converted.
This register sets the power-fail monitor mode.
The ADA0PFT register sets the threshold value that is compared with the value of A/D conversion result register nH
(ADA0CRnH).
The 8-bit data set to the ADA0PFT register is compared with the higher 8 bits of the A/D conversion result register
(ADA0CRnH).
The controller compares the result of the A/D conversion (the value of the ADA0CRnH register) with the value of
the ADA0PFT register when A/D conversion is completed or when the power-fail detection function is used, and
generates the INTAD signal only when a specified comparison condition is satisfied.
Remark
The sample & hold circuit samples each of the analog input signals selected by the input circuit and sends the
sampled data to the voltage comparator. This circuit also holds the sampled analog input signal voltage during
A/D conversion.
The voltage comparator compares a voltage value that has been sampled and held with the output voltage of the
compare voltage generation DAC.
n = 0 to 11
CHAPTER 15 A/D CONVERTER
Page 681 of 1509