UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 454

• Manufacturer Part Number: UPD70F3771GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3771GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CAN, CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
Note Writing to the TT0CCR1 register is the trigger.
Remark For anytime write and batch write, see 9.6 (2) Anytime write and batch write.
(a) Function as compare register
(b) Function as capture register
The following table shows the functions of the capture/compare register in each mode, and how to write data to the
compare register.
Table 9-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register
Interval timer
External event counter
External trigger pulse output
One-shot pulse output
PWM output
Free-running timer
Pulse width measurement
Triangular-wave WPM output
Encoder compare
The TT0CCR0 register can be rewritten even when the TT0CTL0.TT0CE bit = 1.
The set value of the TT0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit
counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTT0CC0)
is generated. If TOT00 pin output is enabled at this time, the output of the TOT00 pin is inverted.
When the TT0CCR0 register is used as a cycle register in the interval timer mode, or when the TT0CCR0
register is used as a cycle register in the external event count mode, external trigger pulse output mode, one-
shot pulse output mode, PWM output mode, triangular-wave PWM output mode, or encoder compare mode,
the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer
register.
The compare register is not cleared by setting the TT0CTL0.TT0CE bit to 0.
In the free-running timer mode (when the TT0CCR0 register is used as a capture register), the count value of
the 16-bit counter is stored in the TT0CCR0 register if the valid edge of the capture trigger input pin (TIT00 pin)
is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the
TT0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin
(TIT00 pin) is detected.
Even if the capture operation and reading the TT0CCR0 register conflict, the correct value of the TT0CCR0
register can be read.
The capture register is cleared by setting the TT0CTL0.TT0CE bit to 0.
Operation Mode
Compare register
Compare register
Compare register
Compare register
Capture/compare register
Capture register
Compare register
Compare register
Compare register
TT0CCR0 Register
CHAPTER 9 16-BIT TIMER/EVENT COUNTER T (TMT)
Anytime write
Anytime write
Batch write
Anytime write
Batch write
Anytime write
None
Batch write
Anytime write
How to Write Compare Register
Note
Note
Note
Page 454 of 1509