UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 253

no-image

UPD70F3771GF-GAT-AX

Manufacturer Part Number
UPD70F3771GF-GAT-AX
Description
MCU 32BIT V850ES/JX3-H 128-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Hr
Datasheet

Specifications of UPD70F3771GF-GAT-AX

Core Processor
RISC
Core Size
32-Bit
Speed
48MHz
Connectivity
CAN, CSI, EBI/EMI, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3771GF-GAT-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
V850ES/JG3-H, V850ES/JH3-H
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
(1) External event count mode operation flow
Remark
<1> Count operation start flow
<2> Count operation stop flow
INTTAAnCC0 signal
(TAAnCKS0 to TAAnCKS2 bits),
TAAnCCR0 register
Figure 7-17. Flow of Software Processing in External Event Count Mode
n = 0 to 3, 5
Register initial setting
16-bit counter
TAAnCTL1 register,
TAAnCCR0 register
TAAnIOC0 register,
TAAnIOC2 register,
TAAnCTL0 register
TAAnCE bit
TAAnCE bit = 1
TAAnCE bit = 0
START
FFFFH
STOP
0000H
<1>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER AA (TAA)
D
0
Initial setting of these registers
is performed before setting the
TAAnCE bit to 1.
The TAAnCKS0 to TAAnCKS2 bits can
be set at the same time when counting
has been started (TAAnCE bit = 1).
The counter is initialized and counting
is stopped by clearing the TAAnCE bit to 0.
D
0
D
0
D
0
<2>
Page 253 of 1509

Related parts for UPD70F3771GF-GAT-AX