UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 352

• Manufacturer Part Number: UPD70F3771GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3771GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CAN, CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
8.5.1
TABnCTL0.TABnCE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOABn0
pin.
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
In the interval timer mode, an interrupt request signal (INTTABnCC0) is generated at the specified interval if the
Usually, the TABnCCR1 to TABnCCR3 registers are not used in the interval timer mode.
Interval timer mode (TABnMD2 to TABnMD0 bits = 000)
INTTABnCC0 signal
Remark
TABnCCR0 register
Remark
TOABn0 pin output
Count clock
selection
16-bit counter
TABnCE bit
n = 0, 1
n = 0, 1
FFFFH
0000H
TABnCE bit
Figure 8-3. Basic Timing of Operation in Interval Timer Mode
Figure 8-2. Configuration of Interval Timer
Interval (D
D
0
0
+ 1) Interval (D
CCR0 buffer register
TABnCCR0 register
CHAPTER 8 16-BIT TIMER/EVENT COUNTER AB (TAB)
16-bit counter
Clear
Match signal
D
0
0
+ 1) Interval (D
D
0
D
0
0
+ 1) Interval (D
controller
Output
INTTABnCC0 signal
D
0
0
+ 1)
TOABn0 pin
Page 352 of 1509