MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 46
MPC561MZP56
Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet
1.MPC561MZP56.pdf
(1420 pages)
Specifications of MPC561MZP56
Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 46 of 1420
- Download datasheet (11Mb)
13-3
13-4
13-5
13-6
13-7
13-8
13-9
13-10
13-11
13-12
13-13
13-14
13-15
13-16
13-17
13-18
13-19
13-20
13-21
13-22
13-23
13-24
13-25
13-26
13-27
13-28
13-29
13-30
13-31
13-32
13-33
13-34
13-35
13-36
13-37
13-38
13-39
13-40
13-41
13-42
xlvi
Figure
Number
Example of External Multiplexing ......................................................................................... 13-6
Module Configuration Register (QADCMCR) ...................................................................... 13-8
QADC Interrupt Register (QADCINT) ................................................................................ 13-12
Interrupt Levels on IRQ with ILBS ...................................................................................... 13-13
Control Register 0 (QACR0) ................................................................................................ 13-15
Control Register 2 (QACR2) ................................................................................................ 13-18
Status Register 0 (QASR0) ................................................................................................... 13-21
QADC64E Queue Status Transition ..................................................................................... 13-26
Status Register 1 (QASR1) ................................................................................................... 13-27
QADC64E Conversion Queue Operation............................................................................. 13-28
Conversion Command Word Table (CCW) ......................................................................... 13-30
Right Justified, Unsigned Result Format (RJURR).............................................................. 13-33
Left Justified, Signed Result Format (LJSRR) ..................................................................... 13-33
Left Justified, Unsigned Result Register (LJURR) .............................................................. 13-33
QADC64E Analog Subsystem Block Diagram .................................................................... 13-34
Conversion Timing ............................................................................................................... 13-35
Bypass Mode Conversion Timing ........................................................................................ 13-36
QADC64E Queue Operation with Pause.............................................................................. 13-39
QADC64E Clock Subsystem Functions ............................................................................... 13-48
QADC64E Clock Programmability Examples ..................................................................... 13-50
Bus Cycle Accesses .............................................................................................................. 13-53
CCW Priority Situation 1...................................................................................................... 13-56
CCW Priority Situation 2...................................................................................................... 13-56
CCW Priority Situation 3...................................................................................................... 13-57
CCW Priority Situation 4...................................................................................................... 13-57
CCW Priority Situation 5...................................................................................................... 13-58
CCW Priority Situation 6...................................................................................................... 13-58
CCW Priority Situation 7...................................................................................................... 13-59
CCW Priority Situation 8...................................................................................................... 13-59
CCW Priority Situation 9...................................................................................................... 13-60
CCW Priority Situation 10.................................................................................................... 13-60
CCW Priority Situation 11.................................................................................................... 13-61
CCW Freeze Situation 12 ..................................................................................................... 13-61
CCW Freeze Situation 13 ..................................................................................................... 13-62
CCW Freeze Situation 14 ..................................................................................................... 13-62
CCW Freeze Situation 15 ..................................................................................................... 13-62
CCW Freeze Situation 16 ..................................................................................................... 13-62
Port
Port A Data Direction Register (DDRQA) .......................................................................... 13-14
Control Register 1 (QACR1) ............................................................................................... 13-16
x
Data Register (PORTQA and PORTQB).................................................................. 13-13
MPC561/MPC563 Reference Manual, Rev. 1.2
Figures
Title
Freescale Semiconductor
Number
Page
Related parts for MPC561MZP56
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MPC5 1K0 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 500R 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 5K0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 5R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 50K 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 1R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
TOWER ELEVATOR BOARDS HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SERIAL I/O HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
LCD MODULE FOR TWR SYSTEM
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
DAUGHTER LCD WVGA I.MX51
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SYSTEM BOARD MPC5125
Manufacturer:
Freescale Semiconductor
Datasheet: