MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 689

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

Freescale Semiconductor
•
•
•
•
•
•
•
•
•
•
•
•
be used as general purpose 9-bit registers. Software should ignore all other bits pertaining to the
queue.
Only data that has no errors (FE and PF both false) is allowed into the queue. The status flags FE
and PF, if set, reflect the status of data not allowed into the queue. The receive queue is disabled
until the error flags are cleared via the original SCI mechanism and the queue is re-initialized. The
pointer QRPNT indicates the queue location where the data frame would have been stored.
Queue size capable to receive up to 16 data frames (SCRQ[0:15]) which may allow for infinite and
continuous receives.
Interrupt generation can occur when the top half (SCRQ[0:7]) of the queue has been filled (QTHF)
and the bottom half (SCRQ[8:15]) of the queue has been filled (QBHF). This may allow for
uninterrupted and continuous receives by indicating to the CPU to start reading the queue portion
that is now full.
— The QTHF bit is set by hardware when the top half is full. The QTHF bit is cleared when the
— The QBHF bit is set by hardware when the bottom half is full. The QBHF bit is cleared when
In order to implement the receive queue, the following conditions must be met: QRE must be set
(QSCI1CR); RE must be set (SCC1R1); QOR and QTHF must be cleared (QSCI1SR); and OR,
PF, and FE must be cleared (SC1SR).
Enable and disable options for the interrupts QTHF and QBHF as controlled by the QTHFI and
QBHFI, respectfully.
4-bit counter (QRPNT) is used as a pointer to indicate where the next valid data frame will be
stored.
A queue overrun error flag (QOR) to indicate when the queue is already full when another data
frame is ready to be stored into the queue (similar to the OR bit in single buffer mode). The QOR
bit can be set for QTHF = 1 or QBHF = 1, depending on where the store is being attempted.
The queue can be exited when an idle line is used to indicate when a group of serial transmissions
is finished. This can be achieved by using the ILIE bit to enable the interrupt when the IDLE flag
is set. The CPU can then clear QRE and/or RE allowing the receiver queue to be exited.
For receiver queue operation, IDLE is cleared when SC1SR is read with IDLE set, followed by a
read of SCRQ[0:15].
For receiver queue operation, NF is cleared when the SC1SR is read with NF set, followed by a
read of SCRQ[0:15]. When noise occurs, the data is loaded into the receive queue, and operation
continues unaffected. However, it may not be possible to determine which data frame in the receive
queue caused the noise flag to be asserted.
The queue is successfully filled (16 data frames) if error flags (FE and PF) are clear, QTHF and
QBHF are set, and QRPNT is reset to all zeroes.
QOR indicates that a new data frame has been received in the data register (SC1DR), but it cannot
be placed into the receive queue due to either the QTHF or QBHF flag being set (QSCI1SR). Under
this condition, the receive queue is disabled (QRE = 0). Software may service the receive queue
and clear the appropriate flag (QTHF, QBHF). Data is not lost provided that the receive queue is
re-enabled before OR (SC1SR) is set, which occurs when a new data frame is received in the shifter
SCxSR is read with QTHF set, followed by a write of QTHF to zero.
the SCxSR is read with QBHF set, followed by a write of QBHF to zero.
MPC561/MPC563 Reference Manual, Rev. 1.2
Queued Serial Multi-Channel Module
15-71