MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 566
![](/photos/31/37/313722/mpc561mzp56_sml.jpg)
MPC561MZP56
Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet
1.MPC561MZP56.pdf
(1420 pages)
Specifications of MPC561MZP56
Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 566 of 1420
- Download datasheet (11Mb)
QADC64E Enhanced Mode Operation
14-24
Bits
3
4
Name
TOR1
PF2
Queue 2 Pause Flag. PF2 indicates that a queue 2 scan has reached a pause. PF2 is set
by the QADC64E when the current queue 2 CCW has the pause bit set, the selected input
channel has been converted, and the result has been stored in the result table.
Once PF2 is set, the queue enters the paused state and waits for a trigger event to allow
queue execution to continue. However, if the CCW with the pause bit set is the last CCW
in a queue, the queue execution is complete. The queue status becomes idle, not paused,
and both the pause and completion flags are set. Another exception occurs in software
controlled mode, where the PF2 can be set but queue 2 never enters the pause state.
When PF2 is set and interrupts are enabled for the corresponding queue, the QADC64E
asserts an interrupt request at the level specified by IRL2 in the interrupt register. The
software reads PF2 during an interrupt service routine to identify the interrupt request. The
interrupt request is cleared when the software writes a zero to PF2, when the bit was
previously read as a one. Once set, only software or reset can clear PF2.
PF2 is maintained by the QADC64E regardless of whether the corresponding interrupts
are enabled. The software may poll PF2 to find out when the QADC64E has reached a
pause in scanning a queue. The software acknowledges that it has detected a pause flag
being set by writing a zero to PF2 after the bit was last read as a one.
0 queue 2 has not reached a pause
1 queue 2 has reached a pause
Refer to
Queue 1 Trigger Overrun. TOR1 indicates that an unexpected trigger event has occurred
for queue 1. TOR1 can be set only while queue 1 is in the active state.
A trigger event generated by a transition on the external trigger signal or by the
periodic/interval timer may be captured as a trigger overrun. TOR1 cannot occur when the
software initiated single-scan mode or the software initiated continuous-scan mode are
selected.
TOR1 occurs when a trigger event is received while a queue is executing and before the
scan has completed or paused. TOR1 has no effect on the queue execution.
After a trigger event has occurred for queue 1, and before the scan has completed or
paused, additional queue 1 trigger events are not retained. Such trigger events are
considered unexpected, and the QADC64E sets the TOR1 error status bit. An unexpected
trigger event may be a system overrun situation, indicating a system loading mismatch.
In external gated continuous-scan mode the definition of TOR1 has been redefined. In the
case when queue 1 reaches an end-of-queue condition for the second time during an open
gate, TOR1 becomes set. This is considered an overrun condition. In this case CF1 has
been set for the first end-of-queue 1 condition and then TOR1 becomes set for the second
end-of-queue 1 condition. For TOR1 to be set, software must not clear CF1 before the
second end-of-queue 1.
The software acknowledges that it has detected a trigger overrun being set by writing a
zero to the trigger overrun, after the bit was read as a one. Once set, only software or reset
can clear TOR1.
0 No unexpected queue 1 trigger events have occurred
1 At least one unexpected queue 1 trigger event has occurred (or queue 1 reaches an
end-of-queue condition for the second time in gated mode)
Table 14-15. QASR0 Bit Descriptions (continued)
MPC561/MPC563 Reference Manual, Rev. 1.2
Table 14-16
for a summary of pause response in all scan modes.
Description
Freescale Semiconductor
Related parts for MPC561MZP56
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![1623776-3](/images/manufacturer_photos/0/6/654/te_connectivity_tmb.jpg)
Part Number:
Description:
MPC5 1K0 5%
Manufacturer:
TE Connectivity
Datasheet:
![MPC52501J](/photos/26/31/263125/42254495_tmb.jpg)
Part Number:
Description:
MPC5 500R 5%
Manufacturer:
TE Connectivity
Datasheet:
![1-1623776-7](/images/manufacturer_photos/0/6/687/tyco_electronics_tmb.jpg)
Part Number:
Description:
MPC5 5K0 5%
Manufacturer:
Tyco Electronics
Datasheet:
![1-1623776-9](/images/manufacturer_photos/0/6/687/tyco_electronics_tmb.jpg)
Part Number:
Description:
MPC5 5R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
![1-1623776-8](/images/manufacturer_photos/0/6/687/tyco_electronics_tmb.jpg)
Part Number:
Description:
MPC5 50K 5%
Manufacturer:
Tyco Electronics
Datasheet:
![1623776-6](/images/manufacturer_photos/0/6/687/tyco_electronics_tmb.jpg)
Part Number:
Description:
MPC5 1R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
![TWR-ELEV](/photos/9/0/90062/twr-elev_inside_tmb.jpg)
Part Number:
Description:
TOWER ELEVATOR BOARDS HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-SER](/photos/9/0/90065/twr-ser_tmb.jpg)
Part Number:
Description:
TOWER SERIAL I/O HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-LCD](/photos/37/59/375952/twr-lcd_bd_tmb.jpg)
Part Number:
Description:
LCD MODULE FOR TWR SYSTEM
Manufacturer:
Freescale Semiconductor
Datasheet:
![MCIMX51LCD](/photos/37/58/375843/mx51-lcd_tmb.jpg)
Part Number:
Description:
DAUGHTER LCD WVGA I.MX51
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-MPC5125](/photos/37/59/375933/twrmpc5125_tmb.jpg)
Part Number:
Description:
TOWER SYSTEM BOARD MPC5125
Manufacturer:
Freescale Semiconductor
Datasheet: