EP1SGX10DF672C5N Altera, EP1SGX10DF672C5N Datasheet - Page 144

• Manufacturer Part Number: EP1SGX10DF672C5N
• Description: IC STRATIX GX FPGA 10KLE 672FBGA
• Manufacturer: Altera
• Series: Stratix® GXr

Specifications of EP1SGX10DF672C5N

• Number Of Logic Elements/cells: 10570
• Number Of Labs/clbs: 1057
• Total Ram Bits: 920448
• Number Of I /o: 362
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 672-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

PLLs & Clock Networks
4–78
Stratix GX Device Handbook, Volume 1
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
Number of external clock outputs
Number of feedback clock inputs
Table 4–18. Stratix GX Enhanced PLL & Fast PLL Features (Part 2 of 2)
The maximum count value is 1024, with a 50% duty cycle setting on the counter. The maximum count value for
any other duty cycle setting is 512.
For fast PLLs, m and post-scale counters range from 1 to 32.
The smallest phase shift is determined by the VCO period divided by 8.
For degree increments, Stratix GX devices can shift all output frequencies in increments of at least 45°. Smaller
degree increments are possible depending on the frequency and divide parameters.
PLLs 7 and 8 have two output ports per PLL. PLLs 1 and 2 have three output ports per PLL.
Every Stratix GX device has two enhanced PLLs (PLLs 5 and 6) with eight single-ended or four differential outputs
each. Two additional enhanced PLLs (PLLs 11 and 12) in EP1SGX40 devices each have one single-ended output.
Fast PLLs can drive to any I/O pin as an external clock. For high-speed differential I/O pins, the device uses a data
channel to generate txclkout.
Every Stratix GX device has two enhanced PLLs with one single-ended or differential external feedback input per
PLL.
Table
Feature
4–18:
Figure 4–48
PLL floorplan.
Four differential/eight singled-ended
or one single-ended
shows a top-level diagram of the Stratix GX device and the
Enhanced PLL
4
(8)
(6)
Notes (1)–(8)
Fast PLL
(7)
Altera Corporation
February 2005