EP1SGX10DF672C5N Altera, EP1SGX10DF672C5N Datasheet - Page 47

• Manufacturer Part Number: EP1SGX10DF672C5N
• Description: IC STRATIX GX FPGA 10KLE 672FBGA
• Manufacturer: Altera
• Series: Stratix® GXr

Specifications of EP1SGX10DF672C5N

• Number Of Logic Elements/cells: 10570
• Number Of Labs/clbs: 1057
• Total Ram Bits: 920448
• Number Of I /o: 362
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 672-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Other
Transceiver
Features
Altera Corporation
June 2006
Notes to
(1)
(2)
IQ lines
Table 2–10. Possible Clocking Connections for Transceivers (Part 2 of 2)
REFCLKB from transceiver block 0 and transceiver block 4 does not drive the inter-transceiver lines or the GCLK
lines.
Inter-transceiver line 0 and inter-transceiver line 1 drive the transmitter PLL, while inter-transceiver line 2 drives
the receiver PLLs.
Source
Table
2–10:
Transmitter
v
PLL
(2)
Other important features of the Stratix GX transceivers are the power
down and reset capabilities, the external voltage reference and bias
circuitry, and hot swapping.
Individual Power-Down & Reset for the Transmitter & Receiver
Stratix GX transceivers offer a power saving advantage with their ability
to shut off functions that are not needed. The device can individually
reset the receiver and transmitter blocks and the PLLs. The Stratix GX
device can either globally power down and reset the transmitter and
receiver channels or do each channel separately.
connectivity between the reset signals and the Stratix GX logical blocks.
Receiver
v
PLL
(2)
GCLK
Destination
RCLK
Stratix GX Device Handbook, Volume 1
Table 2–11
FCLK
Stratix GX Transceivers
shows the
IQ Lines
2–37