MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 146

no-image

MC68HC711P2CFN4

Manufacturer Part Number
MC68HC711P2CFN4
Description
IC MCU 32K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711P2CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
HITACHI
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Timing System
Technical Data
the free-running counter, independent of software latency. To generate
an output signal of a specific frequency and duty cycle, repeat this pulse-
generating procedure.
There are four 16-bit read/write output compare registers: TOC1, TOC2,
TOC3, and TOC4, and the TI4/O5 register, which functions under
software control as either IC4 or OC5. Each of the OC registers is set to
$FFFF on reset. A value written to an OC register is compared to the
free-running counter value during each E clock cycle. If a match is found,
the particular output compare flag is set in timer interrupt flag register 1
(TFLG1). If that particular interrupt is enabled in the timer interrupt mask
register 1 (TMSK1), an interrupt is generated. In addition to an interrupt,
a specified action can be initiated at one or more timer output pins. For
OC[5:2], the pin action is controlled by pairs of bits (OMx and OLx) in the
TCTL1 register. The output action is taken on each successful compare,
regardless of whether or not the OCxF flag in the TFLG1 register was
previously cleared.
OC1 is different from the other output compares in that a successful OC1
compare can affect any or all five of the OC pins. The OC1 output action
taken when a match is found is controlled by two 8-bit registers with
three bits unimplemented: the output compare 1 mask register, OC1M,
and the output compare 1 data register, OC1D. OC1M specifies which
port A outputs are to be used, and OC1D specifies what data is placed
on these port pins.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Timing System
MC68HC11P2 — Rev 1.0

Related parts for MC68HC711P2CFN4