MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 228

no-image

MC68HC711P2CFN4

Manufacturer Part Number
MC68HC711P2CFN4
Description
IC MCU 32K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711P2CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
HITACHI
Quantity:
5 510
Part Number:
MC68HC711P2CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711P2CFN4
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
CPU Core and Instruction Set
Technical Data
SBCA (opr)
Mnemonic
NEG (opr)
ROL (opr)
ROR (opr)
NEGA
NEGB
ORAA
ORAB
RORA
RORB
PSHA
PSHB
PSHX
PSHY
PULA
PULB
PULX
ROLA
ROLB
PULY
NOP
RTS
SBA
RTI
Twos complement memory byte
OR accumulator A (inclusive)
OR accumulator B (inclusive)
Push IX onto stack (low first)
Push IY onto stack (low first)
Pull IX from stack (high first)
Pull IY from stack (high first)
Subtract with carry from A
Return from subroutine
Return from interrupt
Twos complement A
Twos complement B
Push A onto stack
Push B onto stack
Subtract B from A
Pull A from stack
Pull B from stack
Rotate right A
Rotate right B
No operation
Rotate left A
Rotate left B
Rotate right
Operation
Rotate left
Table 11-2. Instruction set (Sheet 6 of 8)
Freescale Semiconductor, Inc.
For More Information On This Product,
SP = SP+2; Stack
SP = SP+2; Stack
IX
IY
A
B
SP = SP+1; Stack
SP = SP+1; Stack
see
see
C
b7
A – M – C
Description
no operation
Stack; SP = SP–1 A INH
Stack; SP = SP–1 B INH
Stack; SP = SP–2
Stack; SP = SP–2
0 – M
A + M
B + M
0 – A
0 – B
A – B
b7
CPU Core and Instruction Set
Figure 11-2
Figure 11-2
Go to: www.freescale.com
b0
M
A
B
A
A
B
A
b0
C
IX
IY
A A INH
B B INH
A INH
B INH
A IMM
A DIR
A EXT
A IND, X
A IND, Y
B IMM
B DIR
B EXT
B IND, X
B IND, Y
A INH
B INH
A INH
B INH
A IMM
A DIR
A EXT
A IND, X
A IND, Y
Addressing
EXT
IND, X
IND, Y
INH
INH
INH
INH
INH
EXT
IND, X
IND, Y
EXT
IND, X
IND, Y
INH
INH
INH
mode
Opcode
18 60
18 AA
18 EA
18 3C
18 38
18 69
18 66
18 A2
70
60
40
50
01
8A
9A
BA
AA
CA
DA
FA
EA
36
37
3C
32
33
38
79
69
49
59
76
66
46
56
3B
39
10
82
92
B2
A2
Instruction
Operand
hh ll
ff
ff
ii
dd
hh ll
ff
ff
ii
dd
hh ll
ff
ff
hh ll
ff
ff
hh ll
ff
ff
ii
dd
hh ll
ff
ff
Cycles
MC68HC11P2 — Rev 1.0
12
6
6
7
2
2
2
2
3
4
4
5
2
3
4
4
5
3
3
4
5
4
4
5
6
6
6
7
2
2
6
6
7
2
2
5
2
2
3
4
4
5
— — — —
— — — —
— — — —
— — — — — — — —
— — — —
— — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — — — — — —
— — — —
— — — —
S X H I N Z V C
Condition codes
0 —
0 —

Related parts for MC68HC711P2CFN4