MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 186

• Manufacturer Part Number: MC68HC711P2CFN4
• Description: IC MCU 32K OTP 4MHZ 84-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711P2CFN4

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: MI Bus, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Eeprom Size: 640 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Resets and Interrupts
10.3.1 Power-on reset
10.3.2 External reset (RESET)
10.3.3 COP reset
Technical Data
A positive transition on VDD generates a power-on reset (POR), which
is used only for power-up conditions. POR cannot be used to detect
drops in power supply voltages. A 4064 t
after the oscillator becomes active allows the clock generator to
stabilize. If RESET is at logical zero at the end of 4064 t
remains in the reset condition until RESET goes to logical one.
It is important to protect the MCU during power transitions. Most
M68HC11 systems need an external circuit that holds the RESET pin
low whenever V
voltage level detector, or other external reset circuits, are the usual
source of reset in a system. The POR circuit only initializes internal
circuitry during cold starts. Refer to
The CPU distinguishes between internal and external reset conditions
by sensing whether the reset pin rises to a logic one in less than two E
clock cycles after an internal device releases reset. When a reset
condition is sensed, the RESET pin is driven low by an internal device
for four E clock cycles, then released. Two E clock cycles later it is
sampled. If the pin is still held low, the CPU assumes that an external
reset has occurred. If the pin is high, it indicates that the reset was
initiated internally by either the COP system or the clock monitor. It is not
advisable to connect an external resistor capacitor (RC) power-up delay
circuit to the reset pin of M68HC11 devices because the circuit charge
time constant can cause the device to misinterpret the type of reset that
occurred.
The MCU includes a COP system to help protect against software
failures. When the COP is enabled, the software is responsible for
keeping a free-running watchdog timer from timing out. When the
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Resets and Interrupts
DD
is below the minimum operating level. This external
Figure
CYC
2-2.
(internal clock cycle) delay
MC68HC11P2 — Rev 1.0
CYC
, the CPU