MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 26

• Manufacturer Part Number: MC68HC711P2CFN4
• Description: IC MCU 32K OTP 4MHZ 84-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711P2CFN4

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: MI Bus, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Eeprom Size: 640 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Pin Descriptions
2.6 E clock output (E)
2.7 Phase-locked loop (XFC, VDDSYN)
Technical Data
E is the output connection for the internally generated E clock. The signal
from E is used as a timing reference. The frequency of the E clock output
is one quarter that of the input frequency at the XTAL and EXTAL pins
(except when the PLL is used as the clock source). When E clock output
is low, an internal process is taking place; when it is high, data is being
accessed. All clocks, including the E clock, are halted when the MCU is
in STOP mode. The E clock output can be turned off in single chip
modes to reduce the effects of RFI.
The XFC and VDDSYN pins are the inputs for the on-chip PLL (phase-
locked loop) circuitry. On reset all the device clocks are derived from the
EXTAL input. The EXTAL clock is used as a reference for the PLL circuit,
which generates a clock that is a multiple of the EXTAL frequency. Once
the PLL has stabilized, alternate clocks may be selected.
VDDSYN is the power supply pin for the PLL. Connecting it high enables
the internal low frequency oscillator circuitry designed for the PLL. The
PLL has been designed particularly for use with 614.4 and 640kHz
crystals, though other values may be used. The maximum
recommended crystal frequency for PLL operation is 2MHz. Above this
frequency VDDSYN should be grounded to disable the PLL and enable
the high frequency oscillator circuit; in this state EXTAL is designed for
16MHz operation and XFC may be left unconnected.
The PLL consists of a variable bandwidth loop filter, a voltage controlled
oscillator (VCO), a feedback frequency divider and a digital phase
detector. VDDSYN is the supply voltage for the PLL and must be suitably
bypassed. The external capacitor on XFC should be located as close to
the chip as possible to minimize noise. A typical value for this capacitor
is 0.047µF, for a crystal frequency of 614.4kHz.
1. In general, a larger capacitor will improve the PLL’s frequency stability, at the expense of in-
creasing the time required for it to settle (t
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Pin Descriptions
) at the desired frequency. For a 32kHz appli-
(1)
MC68HC11P2 — Rev 1.0