n25q256 Numonyx, n25q256 Datasheet - Page 116

no-image

n25q256

Manufacturer Part Number
n25q256
Description
256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q256A11E1240E
Manufacturer:
EVERLIGHT
Quantity:
12 000
Part Number:
n25q256A11E1240E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A11EF840E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q256A11EF840F
Quantity:
10
Part Number:
n25q256A11ESF40F
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
n25q256A11ESF40F
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
n25q256A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1240E
Quantity:
3 400
Part Number:
n25q256A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
n25q256A13E1240F
Quantity:
1 800
Company:
Part Number:
n25q256A13E1240F
Quantity:
20
Part Number:
n25q256A13E1241E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1241E
Quantity:
530
Part Number:
n25q256A13E40
Manufacturer:
ST
0
Part Number:
n25q256A13EF840
Manufacturer:
ST
0
Instructions
9.2.4
9.2.5
116/186
DQ0
DQ1
DQ0
DQ1
C
C
S
S
Dual Command Fast Read using 4 Byte Address (DCFR4Byte)
The Dual Command Fast Read using 4 bytes address (DCFR4BYTE) instruction allows to
read the memory in DIO-SPI protocol, parallelizing the instruction code, the address and the
output data on two pins (DQ0 and DQ1). The instruction can be issued, when the device is
set in DIO-SPI mode, by sending to the memory indifferently one of the 3 instructions codes:
0Ch, 3Ch or BCh, the effect is exactly the same. The 3 instruction codes are all accepted to
help the application code porting from Extended SPI protocol to DIO-SPI protocol.
Apart for the parallelizing on two pins of the instruction code, the Dual Command Fast Read
using 4 bytes address instruction functionality is exactly the same as the Dual I/O Fast Read
using 4 byte address of the Extended SPI protocol.
Figure 65. Dual Command Fast Read using 4 Byte Address Instruction and Data-Out
Read OTP (ROTP)
The Read OTP (ROTP) instruction is used to read the 64 bytes OTP area in the DIO-SPI
protocol. The instruction functionality is exactly the same as the Read OTP instruction of the
Extended SPI protocol; the only difference is that in the DIO-SPI protocol instruction code,
address and output data are all parallelized on the two pins DQ0 and DQ1.
If 4-byte address mode is enabled, the device uses a 32-bit address as explained and
shown in
Dummy cycles
0
Section 5.1.2: 4 Byte Address Mode on page 25
Instruction
1
Sequence
24 25 26 27 28 29 30 31 32 33 34 35 36 37
2
3
31 29 27 25 23 21 19 17
30 28 26 24 22 20 18 16
4
5
7
MSB
6
6
Data Out 1
5
4
7
32-Bit Address
3
8
2
1
9 10 11
0
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MSB
6
7
Data Out n
15 13 11 9
12 13 14 15
14 12 10 8
4
5
2
3
0
1
16 17 18 19
7
6
5
4
©2010 Micron Technology, Inc. All rights reserved.
3
2
1
0
Dummy cycles
N25Q256 - 3 V

Related parts for n25q256