n25q256 Numonyx, n25q256 Datasheet - Page 143

• Manufacturer Part Number: n25q256
• Description: 256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
• Manufacturer: Numonyx

N25Q256 - 3 V
9.3.8
Figure 105. Write Disable instruction sequence QIO-SPI
Quad Command Page Program (QCPP)
The Quad Command Page Program (QCPP) instruction allows to program the memory
content in DIO-SPI protocol, parallelizing the instruction code, the address and the input
data on four pins (DQ0, DQ1, DQ2 and DQ3). Before it can be accepted, a Write Enable
(WREN) instruction must previously have been executed. The Quad Command Page
Program (QCPP) instruction can be issued, when the device is set in QIO-SPI mode, by
sending to the memory indifferently one of the 3 instructions codes: 02h, 12h or 32h, the
effect is exactly the same. The 3 instruction codes are all accepted to help the application
code porting from Extended SPI protocol to QIO-SPI protocol.
Apart for the parallelizing on four pins of the instruction code, the Quad Command Page
Program instruction functionality is exactly the same as the Quad Input Extended Fast
Program of the Extended SPI protocol, please refer to
Fast Program
If 4-byte address mode is enabled, the device uses a 32-bit address as explained and
shown in
Section 5.1.2: 4 Byte Address Mode on page 25
for further details.
DQ0
DQ1
DQ3
DQ2
C
S
Instruction
0
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1
Section 9.1.22: Quad Input Extended
©2010 Micron Technology, Inc. All rights reserved.
Instructions
143/186