n25q256 Numonyx, n25q256 Datasheet - Page 76

no-image

n25q256

Manufacturer Part Number
n25q256
Description
256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q256A11E1240E
Manufacturer:
EVERLIGHT
Quantity:
12 000
Part Number:
n25q256A11E1240E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A11EF840E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q256A11EF840F
Quantity:
10
Part Number:
n25q256A11ESF40F
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
n25q256A11ESF40F
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
n25q256A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1240E
Quantity:
3 400
Part Number:
n25q256A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
n25q256A13E1240F
Quantity:
1 800
Company:
Part Number:
n25q256A13E1240F
Quantity:
20
Part Number:
n25q256A13E1241E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1241E
Quantity:
530
Part Number:
n25q256A13E40
Manufacturer:
ST
0
Part Number:
n25q256A13EF840
Manufacturer:
ST
0
Instructions
9.1.12
76/186
Quad Output Fast Read using 4 Byte Address (QOFR4BYTE)
The Quad Output Fast Read using 4 bytes address (QOFR4BYTE) instruction is very
similar to the Dual Output Fast Read using 4 bytes address (DOFR4BYTE) instruction,
except that the data are shifted out on four pins (pin DQ0, pin DQ1, pin W/VPP/DQ2 and pin
HOLD/DQ3 (1) instead of only two. Outputting the data on four pins instead of one doubles
the data transfer bandwidth compared to the Dual Output Fast Read using 4 bytes address
(DOFR4BYTE) instruction.
The device is first selected by driving Chip Select (S) Low. The instruction code for is
followed by a 4-byte address (A31-A0) and a dummy byte, each bit being latched-in during
the rising edge of Serial Clock (C). Then the memory contents, at that address, are shifted
out on pin DQ0, pin DQ1, pin W/VPP/DQ2 and pin HOLD/DQ3 (1) at a maximum frequency
fC, during the falling edge of Serial Clock (C).
The first byte addressed can be at any location. The address is automatically incremented
to the next higher address after each byte of data is shifted out on pin DQ0, pin DQ1, pin
W/VPP/DQ2 and pin HOLD/DQ3 (1). The whole memory can, therefore, be read with a
single instruction. When the highest address is reached, the address counter rolls over to
00000000h, so that the read sequence can be continued indefinitely.
EAR becomes 'don't care' while the instruction code is executed, and neither FSR<0> not
NVCR<0> are modified by this command, so the addressing mode returns in the formerly
selected mode after the operation is completed. Reset functionality is available instead of
Hold in devices with a dedicated part number as explained under Ordering Information.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.
N25Q256 - 3 V

Related parts for n25q256