n25q256 Numonyx, n25q256 Datasheet - Page 33

no-image

n25q256

Manufacturer Part Number
n25q256
Description
256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q256A11E1240E
Manufacturer:
EVERLIGHT
Quantity:
12 000
Part Number:
n25q256A11E1240E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A11EF840E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q256A11EF840F
Quantity:
10
Part Number:
n25q256A11ESF40F
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
n25q256A11ESF40F
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
n25q256A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1240E
Quantity:
3 400
Part Number:
n25q256A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
n25q256A13E1240F
Quantity:
1 800
Company:
Part Number:
n25q256A13E1240F
Quantity:
20
Part Number:
n25q256A13E1241E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1241E
Quantity:
530
Part Number:
n25q256A13E40
Manufacturer:
ST
0
Part Number:
n25q256A13EF840
Manufacturer:
ST
0
N25Q256 - 3 V
5.4
5.4.1
5.4.2
5.4.3
please refer to section 5.1.10, Hold (or Reset) condition” in the Extend SPI protocol section
for further details.
Quad SPI (QIO-SPI)Protocol
In the Quad SPI (QIO-SPI) protocol all the Instructions, addresses and I/O data are
transmitted on four data lines, with the exception of the polling instructions performed during
a Program or Erase cycle performed with VPP, in this case the device temporarily goes in
Extended SPI protocol. The protocol again becomes QIO-SPI as soon as the VPP voltage
goes low.
All the functionality available in the Extended SPI protocol are also available in the QIO-SPI
mode, with equivalent instruction transmitted on the 4 data lines DQ0, DQ1, DQ2 and DQ3.
The exceptions are the READ, Dual Read and Dual Program instructions, that are not
available in QIO-SPI protocol, and the RDID instruction, that is replaced in the QIO-SPI
protocol by the Multiple I/O Read Identification (MIORDID) instruction. The Multiple I/O
Read Instruction reads just the standard SPI electronic ID (3 bytes), while with the Extended
SPI protocol RDID instruction is possible to access also the UID bytes.
To help the application code port from Extended SPI to QIO-SPI protocol, the instructions
available in the QIO-SPI protocol have the same operation code as in the Extended SPI
protocol, the only exception is the MIORDID instruction.
Multiple Read Identification
The Multiple I/O Read Identification (MIORDID) instruction is available to read the device
electronic ID. With respect to the RDID instruction of the Extended SPI protocol, the output
data, shifted out on the 4 data lines DQ0, DQ1, DQ2 and DQ3.
Since in the QIO-SPI protocol the Read ID instruction is limited to 3 bytes of the standard
electronic ID, the UID bytes are not read with the MIORDID instruction.
Quad Command Fast reading
The Array Data can be read by the Quad Command Fast Read instruction using 3
instructions (EBh, 6Bh and 0Bh) to help the application code port from Extended SPI
protocol to DIO-SPI protocol. The instruction, address and output data are transmitted
across 4 data lines.
The Dual and Single I/O Read instructions are not available in QIO-SPI protocol.
QUAD Command Page programming
The memory can be programmed in QIO-SPI protocol by the Quad Command Page
Program instruction using (02h, 12h and 32h). The instruction, address and input data are
transmitted across 4 data lines.
The Dual and Single I/O Program instructions are not available in QIO-SPI protocol.
Programming the memory by multiplexing the instruction, the addresses and the output data
on 4 wires can be achieved in QIO-SPI protocol by mean of the Quad Command Page
Program instruction, that has 3 instruction codes (02h, 12h and 32h) to help the application
code porting from Extended SPI protocol to QIO-SPI protocol.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.
Operating features
33/186

Related parts for n25q256