n25q256 Numonyx, n25q256 Datasheet - Page 39

• Manufacturer Part Number: n25q256
• Description: 256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
• Manufacturer: Numonyx

N25Q256 - 3 V
6.1.5
6.2
The Top/Bottom (TB) bit is used in conjunction with the Block Protect (BP3, BP2, BP1, BP0)
bits to determine if the protected area defined by the Block Protect bits starts from the top or
the bottom of the memory array:
The TB bit cannot be written when the SRWD bit is set to '1' and the W pin is driven Low.
SRWD bit
The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write
Protect (W/VPP) signal. The Status Register Write Disable (SRWD) bit and the Write Protect
(W/VPP) signal allow the device to be put in the hardware protected mode (when the Status
Register Write Disable (SRWD) bit is set to '1', and Write Protect ((W/VPP) is driven Low). In
this mode, the non-volatile bits of the Status Register (TB, BP3, BP2, BP1, BP0) become
read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for
execution.
Non Volatile Configuration Register
The Non Volatile Configuration Register (NVCR) bits affects the default memory
configuration after power-on. It can be used to make the memory start in the configuration to
fit the application requirements.
The device is delivered with Non Volatile Configuration Register (NVCR) bits all erased to 1
(FFFFh).
The purpose of the NVCR is to define the default memory settings after the power-on
sequence related to many features:
The NVCR can be read by the Read Non Volatile Configuration Register (RDNVCR)
instruction and written by the Write Non Volatile Configuration Register (WRNVCR) in all the
3 available SPI protocols. See the sections that follow as well as
Configuration
When TB is reset to '0' (default value), the area protected by the Block Protect bits
starts from the top of the memory array.
When TB is set to '1', the area protected by the Block Protect bits starts from the bottom
of the memory array.
The number of dummy clock cycle for fast read instructions,
XIP mode configurations,
output driver strengths,
Reset (or Hold) disabling
Multiple I/O protocol enabling.
Register.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Volatile and Non Volatile Registers
©2010 Micron Technology, Inc. All rights reserved.
Table 4.: Non-Volatile
39/186