n25q256 Numonyx, n25q256 Datasheet - Page 169

no-image

n25q256

Manufacturer Part Number
n25q256
Description
256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q256A11E1240E
Manufacturer:
EVERLIGHT
Quantity:
12 000
Part Number:
n25q256A11E1240E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A11EF840E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q256A11EF840F
Quantity:
10
Part Number:
n25q256A11ESF40F
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
n25q256A11ESF40F
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
n25q256A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1240E
Quantity:
3 400
Part Number:
n25q256A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
n25q256A13E1240F
Quantity:
1 800
Company:
Part Number:
n25q256A13E1240F
Quantity:
20
Part Number:
n25q256A13E1241E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1241E
Quantity:
530
Part Number:
n25q256A13E40
Manufacturer:
ST
0
Part Number:
n25q256A13EF840
Manufacturer:
ST
0
N25Q256 - 3 V
11.1
Table 28.
1. These parameters are characterized only.
Rescue sequence in case of power loss during WRNVCR
If a power loss occurs during a Write Non Volatile Configuration Register instruction, after
the next power on the device could eventually wake up in a not determined state, for
example a not required protocol or XIP mode. In that case a particular rescue sequence
must be used to recover the device at a fixed state (Extended SPI protocol without XIP) until
the next power up. Then to fix the problem definitively is recommended to run the Write Non
Volatile configuration Register again.
The rescue sequence is composed of two parts that have to be run in the correct order.
During all the sequence the TSHSL2 must be 50ns at least. The first part of the sequence is:
DQ0 (PAD DATA) and DQ3 (PAD HOLD) equal to '1' for:
7 clock cycles within S low (S becomes high before 8th clock cycle)
+ 9 clock cycles within S low (S becomes high before 10th clock cycle)
+ 13 clock cycles within S low (S becomes high before 14th clock cycle)
+ 17 clock cycles within S low (S becomes high before 18th clock cycle)
+ 25 clock cycles within S low (S becomes high before 26th clock cycle)
+ 33 clock cycles within S low (S becomes high before 34th clock cycle)
The second part of the sequence is exiting from DIO-SPI or QIO-SPI by using the following
FFh sequence:
To exit XIP, see
Symbol
t
t
V
VTW
VTR
WI
DQ0 (PAD DATA) and DQ3 (PAD HOLD) equal to '1' for 8 clock cycles within S low; S
becomes high before 9th clock cycle. After this sequence the Extended SPI protocol is
active.
(1)
(1)
(1)
V
V
Write inhibit voltage
Power-up timing and V
CC
CC
(min) to Read
(min) to device fully accessible
10.4: XIP Memory reset after a controller reset on page 167
Parameter
WI
Micron Technology, Inc., reserves the right to change products or specifications without notice.
threshold
Power-up and power-down
©2010 Micron Technology, Inc. All rights reserved.
Min
1.5
Max
150
150
2.5
169/186
Unit
µs
µs
V

Related parts for n25q256