n25q256 Numonyx, n25q256 Datasheet - Page 44

no-image

n25q256

Manufacturer Part Number
n25q256
Description
256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q256A11E1240E
Manufacturer:
EVERLIGHT
Quantity:
12 000
Part Number:
n25q256A11E1240E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A11EF840E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q256A11EF840F
Quantity:
10
Part Number:
n25q256A11ESF40F
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
n25q256A11ESF40F
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
n25q256A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q256A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1240E
Quantity:
3 400
Part Number:
n25q256A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
n25q256A13E1240F
Quantity:
1 800
Company:
Part Number:
n25q256A13E1240F
Quantity:
20
Part Number:
n25q256A13E1241E
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q256A13E1241E
Quantity:
530
Part Number:
n25q256A13E40
Manufacturer:
ST
0
Part Number:
n25q256A13EF840
Manufacturer:
ST
0
Volatile and Non Volatile Registers
Table 6.
1. To optimize instruction execution (FASTREAD, DOFR,DIOFR,QOFR, QIOFR, ROTP) according to the frequency.
2. To make the data on DQ0 during the first dummy clock NOT “Don’t Care.” For devices with feature set digit equal to 2 or 4
6.3.1
44/186
VCR<7:4>
VCR<3>
VCR<2>
VCR<1:0> Wrap
in the part number (Basic XiP), this bit is always Don't Care."
Bit
Dummy
clock
cycle
XIP
Reserved
Parameter
Volatile Configuration Register
Dummy clock cycle: VCR bits 7:4
The bits from 7 to 4 of the Volatile Configuration Register, as the bits from 15 to 12 of the
Volatile Configuration register, set the dummy clock cycles number after the fast read
instructions (in all the 3 available protocols). The dummy clock cycles number can be set
from 1 up to 15 as described in
operating frequency (the higher is the operating frequency, the bigger must be the dummy
(2)
(1)
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
0
1
x
00
01
10
11
Binary
Value
As '1111'
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
reserved Fixed value = 0b
0
1
2
3
Decimal
Value
Targets maximum allowed frequency fc (108MHz) and guarantees
backward compatibility (default)
Ready to enter XIP mode
XIP disabled (default)
16-byte wrap: Output data wraps within an aligned 16-byte boundary
starting from the 3-byte address issued after the command code.
32-byte wrap: Output data wraps within an aligned 32-byte boundary
starting from the 3-byte address issued after the command code.
64-byte wrap: Output data wraps within an aligned 64-byte boundary
starting from the 3-byte address issued after the command code.
Continous reading (Default): All bytes are read sequentially
Table 6.: Volatile Configuration
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Description
Register, according to
©2010 Micron Technology, Inc. All rights reserved.
N25Q256 - 3 V

Related parts for n25q256