n25q256 Numonyx, n25q256 Datasheet - Page 153

• Manufacturer Part Number: n25q256
• Description: 256-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
• Manufacturer: Numonyx

N25Q256 - 3 V
9.3.20
9.3.21
Clear Flag Status Register
The Clear Flag Status Register (CLFSR) instruction reset the error Flag Status Register bits
(Erase Error bit, Program Error bit, VPP Error bit, Protection Error bit). It is not necessary to
set the WEL bit before the Clear Flag Status Register instruction is executed. The WEL bit
will be unchanged after this command is executed.
Figure 120. Clear Flag Status Register instruction sequence QIO-SPI
Read NV Configuration Register
The Read Non Volatile Configuration Register (RDNVCR) instruction allows the Non Volatile
Configuration Register to be read.
Figure 121. Read NV Configuration Register instruction sequence QIO-SPI
DQ0
DQ3
DQ1
DQ2
S
C
DQ1
DQ0
DQ2
DQ3
S
C
Instruction
0
Instruction
0
1
1
LS Byte MS Byte
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Nonvolatile Configuration
2
5
4
6
7
3
1 13 9
0 12 8
2 14 10
3 15 11
Register Out
4
5
©2010 Micron Technology, Inc. All rights reserved.
Instructions
153/186