upd78f9211grt2-jjg-a ETC-unknow, upd78f9211grt2-jjg-a Datasheet - Page 199

• Manufacturer Part Number: upd78f9211grt2-jjg-a
• Description: 8-bit Single-chip Microcontrollers
• Manufacturer: ETC-unknow

14.3 Registers Controlling Low-Voltage Detector
(1) Low-voltage detect register (LVIM)
The low-voltage detector is controlled by the following registers.
• Low-voltage detect register (LVIM)
• Low-voltage detection level select register (LVIS)
Address: FF50H
Symbol
This register sets low-voltage detection and the operation mode.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00H
LVIM
Notes 1.
Cautions 1. To stop LVI, follow either of the procedures below.
LVION
LVIF
LVION
LVIMD
<7>
0
1
0
1
0
1
Note 4
2.
3.
4.
Note 3
After reset: 00H
2. Be sure to set bits 2 to 6 to 0.
For a reset by LVI, the value of LVIM is not initialized.
Bit 0 is a read-only bit.
When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use
software to instigate a wait of at least 0.2 ms from when LVION is set to 1 until the voltage is
confirmed at LVIF.
The value of LVIF is output as the interrupt request signal INTLVI when LVION = 1 and
LVIMD = 0.
Disable operation
Enable operation
Generate interrupt signal when supply voltage (V
Generate internal reset signal when supply voltage (V
Supply voltage (V
Supply voltage (V
• When using 8-bit manipulation instruction: Write 00H to LVIM.
• When using 1-bit memory manipulation instruction: Clear LVION to 0.
Figure 14-2. Format of Low-Voltage Detect Register (LVIM)
6
0
Note 1
CHAPTER 14 LOW-VOLTAGE DETECTOR
R/W
5
0
DD
DD
) ≥ detection voltage (V
) < detection voltage (V
Low-voltage detection operation mode selection
Note 2
User’s Manual U16994EJ3V0UD
Enabling low-voltage detection operation
4
0
Low-voltage detection flag
Note 1
.
LVI
LVI
3
0
), or when operation is disabled
)
DD
) < detection voltage (V
DD
) < detection voltage (V
2
0
LVIMD
<1>
LVI
)
LVI
LVIF
)
<0>
199