SC2200 NSC [National Semiconductor], SC2200 Datasheet - Page 107

no-image

SC2200

Manufacturer Part Number
SC2200
Description
Thin Client On a Chip
Manufacturer
NSC [National Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC2200A-00
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
SC2200A-00A00
Manufacturer:
MAXIM
Quantity:
15
Part Number:
SC2200A-00A00E
0
Part Number:
SC2200UCL-26
Manufacturer:
ALTERA
0
Part Number:
SC2200UCL-266
Manufacturer:
NSC
Quantity:
5 510
Part Number:
SC2200UCL-266
Manufacturer:
AMD
Quantity:
648
Part Number:
SC2200UCL-266
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC2200UCL-266 D2
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC2200UFH-266
Manufacturer:
SIERRA
Quantity:
1 238
Part Number:
SC2200UFH-266
Manufacturer:
AMD
Quantity:
996
Part Number:
SC2200UFH-266
Manufacturer:
NS/国半
Quantity:
20 000
Revision 3.0
SuperI/O Module
4.4.2
As described in Section 4.3.2 "Banked Logical Device Reg-
isters" on page 101, each functional block is associated
with a Logical Device Number (LDN). This section provides
the register descriptions for each LDN.
The register descriptions in this subsection use the follow-
ing abbreviations for Type:
• R/W
• R
• W
• RO
• R/W1C = Read/Write 1 to Clear. Writing 1 to a bit
1.
Index
30h
60h
61h
62h
63h
70h
71h
74h
75h
F0h
F1h
F2h
F3h
The logical device registers are maintained, and all RTC mechanisms are functional.
Logical Device Control and Configuration
= Read/Write
= Read from a specific address returns the
= Write
= Read Only
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
value of a specific register. Write to the
same address is to a different register.
clears it to 0. Writing 0 has no effect.
Configuration Register or Action
Activate. When bit 0 is cleared, the registers of this logical device are not accessible.
Standard Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b.
Standard Base Address LSB register. Bit 0 (for A0) is RO, 0b.
Extended Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b.
Extended Base Address LSB register. Bit 0 (for A0) is RO, 0b.
Interrupt Number.
Interrupt Type. Bit 1 is R/W; other bits are RO.
Report no DMA assignment.
Report no DMA assignment.
RAM Lock register (RLR).
Date of Month Alarm Offset register (DOMAO). Sets index of Date of Month Alarm
register in the standard base address.
Month Alarm Offset register (MONAO). Sets index of Month Alarm register in the
standard base address.
Century Offset register (CENO). Sets index of Century register in the standard base
address.
(Continued)
Table 4-6. Relevant RTC Configuration Registers
107
4.4.2.1
Table 4-6 lists the registers which are relevant to configura-
tion of the Real-Time Clock (RTC). Only the last registers
(F0h-F3h) are described here (Table 4-7). See Table 4-3
"Standard Configuration Registers" on page 104 for
descriptions of the other registers.
LDN 00h - Real-Time Clock
1
www.national.com
Reset
Value
00h
00h
70h
00h
72h
08h
00h
04h
04h
00h
00h
00h
00h

Related parts for SC2200