SC2200 NSC [National Semiconductor], SC2200 Datasheet - Page 168

no-image

SC2200

Manufacturer Part Number
SC2200
Description
Thin Client On a Chip
Manufacturer
NSC [National Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC2200A-00
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
SC2200A-00A00
Manufacturer:
MAXIM
Quantity:
15
Part Number:
SC2200A-00A00E
0
Part Number:
SC2200UCL-26
Manufacturer:
ALTERA
0
Part Number:
SC2200UCL-266
Manufacturer:
NSC
Quantity:
5 510
Part Number:
SC2200UCL-266
Manufacturer:
AMD
Quantity:
648
Part Number:
SC2200UCL-266
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC2200UCL-266 D2
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC2200UFH-266
Manufacturer:
SIERRA
Quantity:
1 238
Part Number:
SC2200UFH-266
Manufacturer:
AMD
Quantity:
996
Part Number:
SC2200UFH-266
Manufacturer:
NS/国半
Quantity:
20 000
www.national.com
Core Logic Module
SL1 Sleep State (ACPI S1)
In this state the core processor is in 3V Suspend mode (all
its clocks are stopped, including the memory controller and
the display controller). The SDRAM is placed in self-refresh
mode. All other SC2200 system clocks and PLLs are run-
ning. All devices are powered up (PWRCNT[2:1] and
ONCTL# are all asserted). See Section 5.2.9.5 "Usage
Hints" on page 170.
No reset is performed, when exiting this state. The SC2200
keeps all context in this state. This state corresponds to
ACPI Sleep state S1.
SL2 Sleep State (ACPI S1)
In this state, all of the SC2200 clocks are stopped including
the PLLs. Selected clocks from the PLLs can be kept run-
ning under program control (F0 Index 60h). An exception to
this is the CLK32 output signal which keeps toggling and
the 32 KHz oscillator itself. The SDRAM is placed in self-
refresh mode. The PWRCNT1 pin is deasserted. The
SC2200 itself is powered up. The system designer can
decide which other system devices to power off with the
PWRCNT1 pin.
No reset is performed, when exiting this state. The SC2200
keeps all context in this state. This state corresponds to
ACPI sleep state S1, with lower power and longer wake
time than in SL1.
1.
Event
Enabled Interrupts
SMI according to Table 5-8
SCI according to Table 5-8
GPIO[47:32], GPIO[15:0]
Power Button
Power Button Override
Bus Master Request
Thermal Monitoring
USB
SDATA_IN2 (AC97)
IRRX1 (Infrared)
GPWIO[2:0]
RI2# (UART2)
RTC
Temporarily exits state.
(Continued)
S0/C1
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Table 5-5. Wakeup Events Capability
1
S0/C3
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
168
SL3 Sleep State (ACPI S3)
In this state, the SDRAM is placed in self-refresh mode,
and PWRCNT[2:1] are deasserted. PWRCNT[2:1] should
be used to power off most of the system (except for the
SDRAM). If the Save-to-RAM feature is used, external cir-
cuitry in the SDRAM interface is required to guarantee data
integrity. All SC2200 signals powered by V
are still functional to allow wakeup and to keep the RTC.
The power-up sequence is performed, when exiting this
state. This state corresponds to ACPI Sleep state S3.
SL4 and SL5 Sleep States (ACPI S4 and S5)
The SL4 and SL5 states are similar from the hardware per-
spective.
PWRCNT[2:1] and ONCTL#. PWRCNT[2:1] and ONCTL#
should be used to power off the system. All signals pow-
ered by V
wakeup and to keep the RTC.
While in this state, LED# can be toggled to give visual noti-
fication of this state. ACPI Function Control register
(F1BAR1+I/O Offset 07h[7:6]) is used to control LED#.
The power-up sequence is performed when exiting this
state. This state corresponds to ACPI Sleep states S4 and
S5.
SL1
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
SB
In
, V
these
SBL
SL2
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
or V
states,
BAT
are still functional to allow
the
SL3
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
-
-
-
SC2200
SB
, V
SL4, SL5
SBL
deasserts
Yes
Yes
Yes
Yes
Yes
Revision 3.0
-
-
-
-
-
-
-
-
-
or V
BAT

Related parts for SC2200