SC2200 NSC [National Semiconductor], SC2200 Datasheet - Page 238

no-image

SC2200

Manufacturer Part Number
SC2200
Description
Thin Client On a Chip
Manufacturer
NSC [National Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC2200A-00
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
SC2200A-00A00
Manufacturer:
MAXIM
Quantity:
15
Part Number:
SC2200A-00A00E
0
Part Number:
SC2200UCL-26
Manufacturer:
ALTERA
0
Part Number:
SC2200UCL-266
Manufacturer:
NSC
Quantity:
5 510
Part Number:
SC2200UCL-266
Manufacturer:
AMD
Quantity:
648
Part Number:
SC2200UCL-266
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC2200UCL-266 D2
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC2200UFH-266
Manufacturer:
SIERRA
Quantity:
1 238
Part Number:
SC2200UFH-266
Manufacturer:
AMD
Quantity:
996
Part Number:
SC2200UFH-266
Manufacturer:
NS/国半
Quantity:
20 000
www.national.com
Core Logic Module
Offset 08h-0Bh
Offset 0Ch-0Fh
DRQx are internal signals between the Core Logic and SuperI/O modules.
31:8
31:8
5:2
1:0
Bit
7
6
7
6
5
4
3
2
1
0
Table 5-31. F0BAR1+I/O Offset: LPC Interface Configuration Registers (Continued)
Description
Reserved.
Serial IRQ Enable.
0: Disable.
1: Enable.
Serial IRQ Interface Mode.
0: Continuous.
1: Quiet.
Number of IRQ Data Frames.
0000: 17 frames
0001: 18 frames
0010: 19 frames
0011: 20 frames
Start Frame Pulse Width.
00: 4 Clocks
01: 6 Clocks
10: 8 Clocks
11: Reserved
Reserved.
DRQ7 Source. Selects the interface source of the DRQ7 signal.
0: ISA - DRQ7 (Unavailable externally.)
1: LPC - LDRQ# (Program PMR[14] = 1 and PMR[22] = 1 or LPC_ROM strap = 1 to enable LDRQ# function on ball.)
DRQ6 Source. Selects the interface source of the DRQ6 signal.
0: ISA - DRQ6 (Unavailable externally.)
1: LPC - LDRQ# (Program PMR[14] = 1 and PMR[22] = 1 or LPC_ROM strap = 1 to enable LDRQ# function on ball.)
DRQ5 Source. Selects the interface source of the DRQ5 signal.
0: ISA - DRQ5 (Unavailable externally.)
1: LPC - LDRQ# (Program PMR[14] = 1 and PMR[22] = 1 or LPC_ROM strap = 1 to enable LDRQ# function on ball.)
LPC BM0 Cycles. Allow LPC Bus Master 0 Cycles.
0: Enable.
1: Disable.
DRQ3 Source. Selects the interface source of the DRQ3 signal.
0: ISA - DRQ3 (Unavailable externally.)
1: LPC - LDRQ# (Program PMR[14] = 1 and PMR[22] = 1 or LPC_ROM strap = 1 to enable LDRQ# function on ball.)
DRQ2 Source. Selects the interface source of the DRQ2 signal.
0: ISA - DRQ2 (Unavailable externally.)
1: LPC - LDRQ# (Program PMR[14] = 1 and PMR[22] = 1 or LPC_ROM strap = 1 to enable LDRQ# function on ball.)
DRQ1 Source. Selects the interface source of the DRQ1 signal.
0: ISA - DRQ1 (Unavailable externally.)
1: LPC - LDRQ# (Program PMR[14] = 1 and PMR[22] = 1 or LPC_ROM strap = 1 to enable LDRQ# function on ball.)
DRQ0 Source. Selects the interface source of the DRQ0 signal.
0: ISA - DRQ0 (Unavailable externally.)
1: LPC - LDRQ# (Program PMR[14] = 1 and PMR[22] = 1 or LPC_ROM strap = 1 to enable LDRQ# function on ball.)
(Continued)
SERIRQ_CNT — Serial IRQ Control Register (R/W)
0100: 21 frames
0101: 22 frames
0110: 23 frames
0111: 24 frames
DRQ_SRC — DRQ Source Register (R/W)
238
1000: 25 frames
1001: 26 frames
1010: 27 frames
1011: 28 frames
1100: 29 frames
1101: 30 frames
1110: 31 frames
1111: 32 frames
Reset Value: 00000000h
Reset Value: 00000000h
Revision 3.0

Related parts for SC2200