IPR-PCIE/1 Altera, IPR-PCIE/1 Datasheet - Page 285

IP CORE Renewal Of IP-PCIE/1

IPR-PCIE/1

Manufacturer Part Number
IPR-PCIE/1
Description
IP CORE Renewal Of IP-PCIE/1
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IPR-PCIE/1

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x1 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
Figure 16–1. SOPC Builder Example System with Multiple PCI Express IP cores
December 2010 Altera Corporation
December 2010
<edit Part Number variable in chapter>
Memory
System Interconnect Fabric
(SOPC Builder System)
PCIe (Soft IP)
External PHY
Endpoint
Nios II
This design example provides detailed step-by-step instructions to generate an SOPC
Builder system containing the following components:
In the SOPC Builder design flow you select the PCI Express IP core as a component,
which automatically instantiates the PCI Express Compiler’s Avalon-MM bridge
module. This component supports PCI Express ×1 or ×4 endpoint applications with
bridging logic to convert PCI Express packets to Avalon-MM transactions and vice
versa.
created using the SOPC Builder design flow. It shows both the soft and hard IP
implementations with one of the soft IP variants using the embedded transceiver and
the other using a PIPE interface to an external PHY. The design example included in
this chapter illustrates the use of a single hard IP implementation with the embedded
transceiver.
PIPE Interface
Memory
PCI Express ×4 IP core
On-Chip memory
DMA controller
PCI Express Link
Figure 16–1
shows a PCI Express system that includes three different endpoints
Embedded Transceiver Device
Memory
System Interconnect Fabric
(SOPC Builder System)
Root Complex
PCIe (Soft IP)
Endpoint
Switch
Nios II
16. SOPC Builder Design Example
Endpoint
PCI Express Link
Memory
PCI Express Link
Embedded Transceiver Device
Custom
Memory
Logic
System Interconnect Fabric
(SOPC Builder System)
PCI Express Compiler User Guide
PCIe (Hard IP)
Endpoint
Nios II
Memory

Related parts for IPR-PCIE/1